US4252840A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a semiconductor device
Assignee: Toshiba Corp
•
Filing: 1977-12-05
•
Granted: 1981-02-24
•
Expires: 1997-12-05
Abstract
Abstract A method of manufacturing a semiconductor device which comprises the steps of forming an insulating layer on a semiconductor substrate; removing that region of the insulating layer which is to be used for an electrode contact spot, thereby forming a hole for electrode contact, removing that region of the insulating layer on which wiring is to be laid to the intermediate section of the thickness of said insulating layer, thereby providing a stepped section between the bottom of the specified wiring region of said insulating layer thus removed and the surface of said insulating layer; and depositing a metal layer all over the surface of the insulating layer and then cutting off at said stepped section the portion of the metal layer formed on the specified wiring region of said insulating layer from the other portions of the metal layer remaining on the surface of the insulating layer, thereby providing the prescribed wiring.
Inventors
- 👤 Kenji Minami
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:56
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
152 words
A method of manufacturing a semiconductor device which comprises the steps of forming an insulating layer on a semiconductor substrate; removing that portion of the insulating layer which is to be used for an electrode contact spot, thereby forming a contact hole; removing to an intermediate thickness that region of the insulating layer on which wiring is to be laid, thereby providing a step section between the bottom of the specified wiring region of said insulating layer thus removed and the top surface of said insulating layer; and depositing a metal layer onto the top surface of said insulating layer and in said contact hole and said wiring region, the metal layer deposited on the top surface of said insulating layer being separated from the metal layer deposited in said contact hole and in said wiring region, the metal layer deposited in said contact hole and in said wiring region being continuous.
Claim 2
Independent Claim
152 words
A method of manufacturing a semiconductor device which comprises the steps of forming an insulating layer on a semiconductor substrate; removing that portion of the insulating layer which is to be used for an electrode contact spot, thereby forming a contact hole; removing to an intermediate thickness that region of the insulating layer on which wiring is to be laid, thereby providing a step section between the bottom of the specified wiring region of said insulating layer thus removed and the top surface of said insulating layer; and depositing a metal layer onto the top surface of said insulating layer and in said contact hole and said wiring region, the metal layer deposited on the top surface of said insulating layer being separated from the metal layer deposited in said contact hole and in said wiring region, the metal layer deposited in said contact hole and in said wiring region being continuous.
Claim 3
Dependent Claim
29 words
The method according to claim 1, which further comprises the step of removing at least part of the metal layer deposited on the top surface of the insulating layer.
Claim 4
Dependent Claim
37 words
The method according to claim 1 including selectively etching the insulating layer through a mask formed of a combination of a patterned mask for boring an electrode contact hole and a patterned mask for forming wiring regions.
Claim 5
Dependent Claim
57 words
The method according to claim 1 including forming the insulating layer of an inner layer and an outer layer, and etching the outer layer at a slower rate than the inner layer such that the etched outer layer of the insulating layer projects in the form of eaves over the cavity formed by etching the insulating layer.
Claim 6
Dependent Claim
28 words
The method according to claim 4, including introducing an impurity into the outer layer of the insulating layer to cause it to be etched at a slower rate.
Claim 7
Dependent Claim
77 words
The method according to claim 1, including forming the insulating layer of an inner layer bored with a hole by etching said insulating layer down to the intermediate section of the thickness thereof and an outer layer; and etching the outer layer at a slower rate than the inner layer, thereby causing said outer layer to project in the form of eaves at the shoulder section of a cavity bored by selective etching of the insulating layer.
Claim 8
Dependent Claim
31 words
The method according to claim 6, including forming the inner layer of the insulating layer of SiO 2 film and preparing the outer layer thereof from Si 3 N 4 film.
Claim 9
Dependent Claim
109 words
The method according to claim 2 including forming the insulating layer of an inner layer bored with a hole for contact with an electrode, an intermediate layer covering said electrode contact hole and an outer layer; etching the outer layer of said insulating layer at a slower rate than the intermediate layer thereof; etching the intermediate layer at the same rate as, or at a slightly faster rate than, the inner layer thereof; and selectively etching the intermediate and outer layers of the insulating layer, thereby causing the outer layer to project in the form of eaves at the shoulder section of a cavity bored by said selective etching.
Claim 10
Dependent Claim
39 words
The method according to claim 8, including forming the inner layer of the insulating layer of SiO 2 film, preparing the intermediate layer thereof from phosphorus glass, and making the outer layer thereof of Si 3 N 4 film.
References Cited (Backward Citations)
US3635774A
Cited
US3597834A
Cited
US3979241A
Cited
US3764865A
Cited
US3675313A
Cited
US3767492A
Cited
US3764423A
Cited
US3808069A
Cited
US3837907A
Cited
US3822467A
Cited
US3795557A
Cited
US3920861A
Cited
US3940506A
Cited
US3871931A
Cited
US3880684A
Cited
US3874918A
Cited
US4075652A
Cited
US3971683A
Cited
US3898353A
Cited
US4074300A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-02-24 | 1984-08-25 | 1985-02-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-02-24 | 1988-08-25 | 1989-02-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-02-24 | 1992-08-25 | 1993-02-24 | $7700.00 | Window Closed / Lapsed |