US6281709B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fuse option for multiple logic families on the same die
Assignee: Round Rock Research LLC
•
Filing: 1999-08-31
•
Granted: 2001-08-28
•
Expires: 2019-08-31
Abstract
Abstract A chip's interface is selected by using a fuse option coupled between integrated circuitry on the chip and logic circuitry. Fuse options correspond to antifuses or fuses. In one embodiment, a plurality of fuse options are manufactured in an integrated circuit such that a fuse option is coupled between integrated circuitry on the chip and separate and complete logic circuitry for different logic types used to interface a chip. In another embodiment, only one type of logic circuitry is manufactured on a chip, such that the logic circuitry has both a pull-up and pull-down transistor. A fuse is coupled with a pull-up control circuit of the logic circuitry. When the fuse is blown, the output circuit corresponds to GTL-terminated logic circuitry, using only the pull-down transistor. In a further embodiment, an antifuse is coupled with the pull-up control circuit. When the antifuse is programmed, default GTL-terminated logic is converted to TTL family output logic, or another logic which uses both pull-up and pull-down transistors in its logic circuitry.
Inventors
- 👤 Mirmajid Seyyedy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:22
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173
Claims Analysis
Total Claims: 36
Claim 1
Independent Claim
153 words
A logic interface on a semiconductor chip for coupling an on-chip logic input signal to an off-chip output, comprising: a fuse option coupled to the logic input signal; and a logic circuit including a pull-up transistor coupled to the output and to a supply voltage, the pull-up transistor having a gate coupled to the fuse option such that the supply voltage is totally disconnected from the output regardless of the state of the input signal when the fuse option is in a first state, and the supply voltage is connected to the output in response to the input signal when the fuse option is in a second state; a pull-down transistor coupled to the output and to a reference potential, the pull-down transistor being permanently connected to input signal such that the reference potential is connected to the output in response to the input signal regardless of the state of the fuse option.
Claim 2
Dependent Claim
153 words
A logic interface on a semiconductor chip for coupling an on-chip logic input signal to an off-chip output, comprising: a fuse option coupled to the logic input signal; and a logic circuit including a pull-up transistor coupled to the output and to a supply voltage, the pull-up transistor having a gate coupled to the fuse option such that the supply voltage is totally disconnected from the output regardless of the state of the input signal when the fuse option is in a first state, and the supply voltage is connected to the output in response to the input signal when the fuse option is in a second state; a pull-down transistor coupled to the output and to a reference potential, the pull-down transistor being permanently connected to input signal such that the reference potential is connected to the output in response to the input signal regardless of the state of the fuse option.
Claim 3
Dependent Claim
49 words
The logic interface of claim 1 where the logic circuit is selected from the group consisting of a transistor-transistor logic circuit, a low voltage transistor-transistor logic circuit, a gunning transceiver logic-unterminated circuit, a high speed transceiver logic-terminated circuit, a small swing transistor logic circuit, and a center-tapped-terminated logic circuit.
Claim 4
Dependent Claim
22 words
The chip interface of claim 1 where the fuse option includes a fuse that is conductive until blown, and thereafter becomes nonconductive.
Claim 5
Dependent Claim
23 words
The chip interface of claim 1 , where the fuse option includes an antifuse that is nonconductive until blown, and thereafter becomes conductive.
Claim 6
Dependent Claim
32 words
The chip interface of claim 4 , where the fuse is blown such that the logic interface corresponds to gunning transceiver logic-terminated circuit when the fuse option is in a nonconductive state.
Claim 7
Dependent Claim
164 words
A memory chip providing a selectable logic-family outputs to off-chip circuitry, the memory chip comprising: a memory array providing at least one data signal; a fuse option coupled to the data signal; and a logic circuit including a pull-up transistor coupled to one of the outputs and to a supply voltage, the pull-up transistor having a gate coupled to the fuse option such that the supply voltage is totally disconnected from the one output regardless of the state of the input signal when the fuse option is in a first state, and the supply voltage is connected to the one output in response to the input signal when the fuse option is in a second state; a pull-down transistor coupled to the one output and to a reference potential, the pull-down transistor being permanently connected to the input signal such that the reference potential is connected to the one output in response to the input signal regardless of the state of the fuse option.
Claim 8
Dependent Claim
164 words
A memory chip providing a selectable logic-family outputs to off-chip circuitry, the memory chip comprising: a memory array providing at least one data signal; a fuse option coupled to the data signal; and a logic circuit including a pull-up transistor coupled to one of the outputs and to a supply voltage, the pull-up transistor having a gate coupled to the fuse option such that the supply voltage is totally disconnected from the one output regardless of the state of the input signal when the fuse option is in a first state, and the supply voltage is connected to the one output in response to the input signal when the fuse option is in a second state; a pull-down transistor coupled to the one output and to a reference potential, the pull-down transistor being permanently connected to the input signal such that the reference potential is connected to the one output in response to the input signal regardless of the state of the fuse option.
Claim 9
Dependent Claim
45 words
The memory chip of claim 6 where the memory array provides multiple data signals, and further comprising: a plurality of further fuse options coupled to the multiple data signals; and a plurality of further logic circuits coupled to the fuse options and to the outputs.
Claim 10
Dependent Claim
130 words
The memory chip of claim 7 where the further logic circuits include pull-up transistors coupled to the outputs and to a supply voltage, the pull-up transistors having gates coupled to the fuse options such that the supply voltage is totally disconnected from the outputs regardless of the state of the data signals when the fuse options are in the first state, and the supply voltage is connected to the outputs in response to the data signals when the fuse options are in the second state; pull-down transistors coupled to the outputs and to a reference potential, the pull-down transistors being permanently connected to the data signals such that the reference potential is connected to the outputs in response to the input signal regardless of the state of the fuse options.
Claim 11
Independent Claim
175 words
A method for selecting among different logic families for a chip interface, comprising: fabricating a semiconductor chip with a logic circuit having an input coupled to receive an input signal from other integrated circuitry on the semiconductor chip, an output for coupling to circuitry off the chip, and a connection for potentially connecting the logic circuit to two different voltages; placing a fuse option on the chip while fabricating the chip; and after fabricating the chip, blowing the fuse option so as to modify at least one connection of the logic circuit between a first configuration in which the logic circuit selectively connects the output to a first of the voltages in response to the input signal and selectively connects the output to a second of the voltages in response to the input signal, and a second configuration in which the logic circuit selectively connects the output to the first of the voltages in response to the input signal and permanently disconnects the output from the second of the voltages regardless of the input signal.
Claim 12
Independent Claim
175 words
A method for selecting among different logic families for a chip interface, comprising: fabricating a semiconductor chip with a logic circuit having an input coupled to receive an input signal from other integrated circuitry on the semiconductor chip, an output for coupling to circuitry off the chip, and a connection for potentially connecting the logic circuit to two different voltages; placing a fuse option on the chip while fabricating the chip; and after fabricating the chip, blowing the fuse option so as to modify at least one connection of the logic circuit between a first configuration in which the logic circuit selectively connects the output to a first of the voltages in response to the input signal and selectively connects the output to a second of the voltages in response to the input signal, and a second configuration in which the logic circuit selectively connects the output to the first of the voltages in response to the input signal and permanently disconnects the output from the second of the voltages regardless of the input signal.
Claim 13
Dependent Claim
21 words
The method of claim 9 where the fuse option includes a fuse that is conductive until blown, and thereafter becomes nonconductive.
Claim 14
Dependent Claim
21 words
The method of claim 9 where the fuse option includes an antifuse that is nonconductive until blown, and thereafter becomes conductive.
Claim 15
Dependent Claim
24 words
The method of claim 9 where the one connection is modified such that the family of the chip interface corresponds to gunning transceiver logic-terminated.
Claim 16
Dependent Claim
35 words
The method of claim 9 where the logic family is selected from the group consisting of transistor-transistor logic, low voltage transistor-transistor logic, gunning transceiver logic-unterminated, high speed transceiver logic-terminated, small-swing transistor logic, and center-tapped-terminated logic.
Claim 17
Independent Claim
197 words
A method for selecting among different logic families for a chip interface, comprising: fabricating a semiconductor chip with a logic circuit having an input coupled to receive an input signal from other integrated circuitry on the semiconductor chip, an output for coupling to circuitry off the chip, a plurality of pull-up transistors for potentially connecting the logic circuit to a supply voltage in response to the input, a plurality of pull-down transistors for potentially connecting the logic circuit to a reference voltage in response to the input signal, and at least one fuse option; and after fabricating the chip, blowing the fuse option so as to modify at least one connection of the logic circuit between a first configuration in which the logic circuit connects the output to the supply voltage through all of the pull-up transistors in response to the input, and to the reference voltage through all of the pull-down transistors in response to the input, a second configuration in which the logic circuit connects the output to the supply voltage through none of the pull-up transistors, and to the reference voltage through at least some of the pull-down transistors in response to the input.
Claim 18
Independent Claim
197 words
A method for selecting among different logic families for a chip interface, comprising: fabricating a semiconductor chip with a logic circuit having an input coupled to receive an input signal from other integrated circuitry on the semiconductor chip, an output for coupling to circuitry off the chip, a plurality of pull-up transistors for potentially connecting the logic circuit to a supply voltage in response to the input, a plurality of pull-down transistors for potentially connecting the logic circuit to a reference voltage in response to the input signal, and at least one fuse option; and after fabricating the chip, blowing the fuse option so as to modify at least one connection of the logic circuit between a first configuration in which the logic circuit connects the output to the supply voltage through all of the pull-up transistors in response to the input, and to the reference voltage through all of the pull-down transistors in response to the input, a second configuration in which the logic circuit connects the output to the supply voltage through none of the pull-up transistors, and to the reference voltage through at least some of the pull-down transistors in response to the input.
Claim 19
Dependent Claim
19 words
The method of claim 14 where the first configuration converts the chip interface into a transistor-transistor logic interface family.
Claim 20
Dependent Claim
19 words
The method of claim 14 where the second configuration converts the chip interface into a gunning transceiver interface family.
Claim 21
Dependent Claim
27 words
The method of claim 14 where the second configuration connects the output to the reference voltage through all of the pull-down transistors in response to the input.
Claim 22
Independent Claim
230 words
A method for selecting among different logic families for a chip interface, comprising: fabricating a semiconductor chip with a logic circuit having an input coupled to receive an input signal from other integrated circuitry on the semiconductor chip, an output for coupling to circuitry off the chip, a plurality of pull-up transistors for potentially connecting the logic circuit to a supply voltage in response to the input, and a plurality of pull-down transistors for potentially connecting the logic circuit to a reference voltage in response to the input signal; and after fabricating the chip, modifying at least one connection of the logic circuit between a first configuration in which the logic circuit connects the output to the supply voltage through all of the pull-up transistors in response to the input, and to the reference voltage through all of the pull-down transistors in response to the input, a second configuration in which the logic circuit connects the output to the supply voltage through none of the pull-up transistors, and to the reference voltage through at least some of the pull-down transistors in response to the input, and a third configuration in which the logic circuit connects the output to the supply voltage through some but not all of the pull-up transistors in response to the input, and to some but not all of the pull-down transistors in response to the input.
Claim 23
Independent Claim
230 words
A method for selecting among different logic families for a chip interface, comprising: fabricating a semiconductor chip with a logic circuit having an input coupled to receive an input signal from other integrated circuitry on the semiconductor chip, an output for coupling to circuitry off the chip, a plurality of pull-up transistors for potentially connecting the logic circuit to a supply voltage in response to the input, and a plurality of pull-down transistors for potentially connecting the logic circuit to a reference voltage in response to the input signal; and after fabricating the chip, modifying at least one connection of the logic circuit between a first configuration in which the logic circuit connects the output to the supply voltage through all of the pull-up transistors in response to the input, and to the reference voltage through all of the pull-down transistors in response to the input, a second configuration in which the logic circuit connects the output to the supply voltage through none of the pull-up transistors, and to the reference voltage through at least some of the pull-down transistors in response to the input, and a third configuration in which the logic circuit connects the output to the supply voltage through some but not all of the pull-up transistors in response to the input, and to some but not all of the pull-down transistors in response to the input.
Claim 24
Dependent Claim
20 words
The method of claim 18 where the third configuration converts the chip interface into a small-swing transistor logic interface family.
Claim 25
Dependent Claim
19 words
The method of claim 18 where the first configuration converts the chip interface into a transistor-transistor logic interface family.
Claim 26
Dependent Claim
19 words
The method of claim 18 where the second configuration converts the chip interface into a gunning transceiver interface family.
Claim 27
Dependent Claim
60 words
A chip interface for a semiconductor chip, comprising: at least two logic circuits of mutually different families formed on the semiconductor chip and both coupled to the same input connection and to the same output connection; and at least two fuse options, each coupled to one of the logic circuits so as to enable only one of the logic circuits.
Claim 28
Dependent Claim
60 words
A chip interface for a semiconductor chip, comprising: at least two logic circuits of mutually different families formed on the semiconductor chip and both coupled to the same input connection and to the same output connection; and at least two fuse options, each coupled to one of the logic circuits so as to enable only one of the logic circuits.
Claim 29
Dependent Claim
60 words
The chip interface of claim 22 , where each logic circuit is selected from the group consisting of: a transistor-transistor logic circuit, a low voltage transistor-transistor logic circuit, a gunning transceiver logic-unterminated circuit, a gunning transceiver logic-terminated circuit, a gunning transceiver logic-unterminated circuit, a high speed transceiver logic-terminated circuit, a small swing transistor logic circuit, and a center-tapped-terminated logic circuit.
Claim 30
Dependent Claim
22 words
The chip interface of claim 22 where the fuse option includes a fuse that is conductive until blown, and thereafter becomes nonconductive.
Claim 31
Dependent Claim
22 words
The chip interface of claim 22 where the fuse option includes an antifuse that is nonconductive until blown, and thereafter becomes conductive.
Claim 32
Independent Claim
98 words
A method for selecting a logic family for a chip interface, comprising: fabricating a single semiconductor chip with at least two logic circuits of mutually different families coupled in parallel between an input signal connection and an output signal connection of integrated circuitry on the semiconductor chip, where the semiconductor chip has at least two fuse options coupled respectively between the integrated circuitry and each logic circuit; and programming the fuse options to connect one of the logic circuits between the input connection and the output connection, and to disconnect at least one other of the logic circuits.
Claim 33
Independent Claim
98 words
A method for selecting a logic family for a chip interface, comprising: fabricating a single semiconductor chip with at least two logic circuits of mutually different families coupled in parallel between an input signal connection and an output signal connection of integrated circuitry on the semiconductor chip, where the semiconductor chip has at least two fuse options coupled respectively between the integrated circuitry and each logic circuit; and programming the fuse options to connect one of the logic circuits between the input connection and the output connection, and to disconnect at least one other of the logic circuits.
Claim 34
Dependent Claim
53 words
The method of claim 26 where the logic circuits are selected from the group consisting of a transistor-transistor logic circuit, a low voltage transistor-transistor logic circuit, a gunning transceiver logic-unterminated circuit, a gunning transceiver logic-terminated circuit, a high speed transceiver logic-terminated circuit, a small swing transistor logic circuit and a center-tapped-terminated logic circuit.
Claim 35
Dependent Claim
29 words
The method of claim 26 where programming the fuse options comprises blowing at least one of them so as to transform it from a conductive to a nonconductive state.
Claim 36
Dependent Claim
29 words
The method of claim 26 where programming the fuse options comprises blowing at least one of them so as to transform it from a nonconductive to a conductive state.
References Cited (Backward Citations)
US4223277A
Cited
US4959564A
Cited
US5099148A
Cited
US5208492A
Cited
US5128560A
Cited
US5107230A
Cited
US5331196A
Cited
US5324681A
Cited
US5257225A
Cited
US5373199A
Cited
US5281868A
Cited
US5282158A
Cited
US5526317A
Cited
US5361003A
Cited
US5345110A
Cited
US5821783A
Cited
US5379250A
Cited
US5530379A
Cited
US5712588A
Cited
US5589783A
Cited
US5566107A
Cited
US5726585A
Cited
US5514980A
Cited
US5703496A
Cited
US5748031A
Cited
US6040714A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-08-27 | 2005-02-26 | 2005-08-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-08-27 | 2009-02-26 | 2009-08-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-08-27 | 2013-02-26 | 2013-08-28 | $7700.00 | Window Closed / Lapsed |