Patent US6166401A successfully refreshed from Google Patents.
US6166401A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Flash memory with microcrystalline silicon carbide film floating gate
Assignee: Micron Technology Inc
•
Filing: 1998-08-20
•
Granted: 2000-12-26
•
Expires: 2018-08-20
Abstract
Abstract A memory is described which has memory cells that store data using hot electron injection. The data is erased through electron tunneling. The memory cells are described as floating gate transistors wherein the floating gate is fabricated using a conductive layer of microcrystalline silicon carbide particles. The microcrystalline silicon carbide particles are in contact such that a charge stored on the floating gate is shared between the particles. The floating gate has a reduced electron affinity to allow for data erase operations using lower voltages.
Inventors
- 👤 Leonard Forbes
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:47
CPC Classifications
B; B82; B82Y; B82Y10/00; H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/685; H10D30/6891; H10D30/6893; H10D64/00; H10D64/60; H10D64/66; H10D64/667; Y; Y10; Y10S; Y10S438/00; Y10S438/931
Claims Analysis
Total Claims: 39
Claim 1
Independent Claim
77 words
A method of storing data in a memory cell, comprising: applying a first voltage to a control gate of a memory cell, the memory cell further comprising a source, a drain and a floating gate, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles; applying a second voltage to the drain of the memory cell; applying a third voltage to the source of the memory cell; and trapping electrons on the floating gate.
Claim 2
Independent Claim
77 words
A method of storing data in a memory cell, comprising: applying a first voltage to a control gate of a memory cell, the memory cell further comprising a source, a drain and a floating gate, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles; applying a second voltage to the drain of the memory cell; applying a third voltage to the source of the memory cell; and trapping electrons on the floating gate.
Claim 3
Dependent Claim
38 words
The method of claim 1, wherein applying a first voltage, applying a second voltage and applying a third voltage comprise a first voltage of about 12V, a second voltage of about 6V and a third voltage of ground.
Claim 4
Dependent Claim
42 words
The method of claim 1, wherein applying a first voltage, applying a second voltage and applying a third voltage comprise a first voltage of less than about 12V, a second voltage of less than about 6V and a third voltage of ground.
Claim 5
Independent Claim
77 words
A method of storing data in a memory cell, comprising: applying a first voltage to a control gate of a memory cell, the memory cell further comprising a source, a drain and a floating gate, wherein the floating gate comprises a conductively-doped film of microcrystalline silicon carbide particles; applying a second voltage to the drain of the memory cell; applying a third voltage to the source of the memory cell; and trapping electrons on the floating gate.
Claim 6
Independent Claim
77 words
A method of storing data in a memory cell, comprising: applying a first voltage to a control gate of a memory cell, the memory cell further comprising a source, a drain and a floating gate, wherein the floating gate comprises a conductively-doped film of microcrystalline silicon carbide particles; applying a second voltage to the drain of the memory cell; applying a third voltage to the source of the memory cell; and trapping electrons on the floating gate.
Claim 7
Independent Claim
74 words
A method of erasing data in a memory cell, comprising: applying a first voltage to a control gate of a memory cell, the memory cell further comprising a source, a drain and a floating gate, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles; applying a second voltage to the source of the memory cell; electrically floating the drain of the memory cell; and removing electrons from the floating gate.
Claim 8
Independent Claim
74 words
A method of erasing data in a memory cell, comprising: applying a first voltage to a control gate of a memory cell, the memory cell further comprising a source, a drain and a floating gate, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles; applying a second voltage to the source of the memory cell; electrically floating the drain of the memory cell; and removing electrons from the floating gate.
Claim 9
Dependent Claim
28 words
The method of claim 4, wherein applying a first voltage and applying a second voltage comprise a first voltage of about -12V and a second voltage of ground.
Claim 10
Dependent Claim
34 words
(New) The method of claim 4, wherein applying a first voltage and applying a second voltage comprise a first voltage having a magnitude of less than about -12V and a second voltage of ground.
Claim 11
Independent Claim
74 words
A method of erasing data in a memory cell, comprising: applying a first voltage to a control gate of a memory cell, the memory cell further comprising a source, a drain and a floating gate, wherein the floating gate comprises a conductively-doped film of microcrystalline silicon carbide particles; applying a second voltage to the source of the memory cell; electrically floating the drain of the memory cell; and removing electrons from the floating gate.
Claim 12
Independent Claim
74 words
A method of erasing data in a memory cell, comprising: applying a first voltage to a control gate of a memory cell, the memory cell further comprising a source, a drain and a floating gate, wherein the floating gate comprises a conductively-doped film of microcrystalline silicon carbide particles; applying a second voltage to the source of the memory cell; electrically floating the drain of the memory cell; and removing electrons from the floating gate.
Claim 13
Independent Claim
62 words
A system, comprising a processor; and a memory device in communication with the processor, wherein the memory device comprises a plurality of memory cells, further wherein each of the plurality of memory cells comprises a transistor having a source, a drain, a control gate and a floating gate, still further wherein the floating gate comprises a film of microcrystalline silicon carbide particles.
Claim 14
Independent Claim
62 words
A system, comprising a processor; and a memory device in communication with the processor, wherein the memory device comprises a plurality of memory cells, further wherein each of the plurality of memory cells comprises a transistor having a source, a drain, a control gate and a floating gate, still further wherein the floating gate comprises a film of microcrystalline silicon carbide particles.
Claim 15
Dependent Claim
28 words
The system of claim 9, wherein the memory device performs at least one function in the system selected from the group consisting of storage and random access memory.
Claim 16
Dependent Claim
34 words
The system of claim 9, wherein the film of microcrystalline silicon carbide particles comprises a plurality of silicon carbide particles each having a general diameter in a range of about 30 to 100 Angstroms.
Claim 17
Dependent Claim
16 words
The system of claim 9, wherein the film of microcrystalline silicon carbide particles is conductively doped.
Claim 18
Independent Claim
88 words
A system, comprising a processor; a storage device in communication with the processor, wherein the storage device comprises a first plurality of memory cells; and a memory device in communication with the processor, wherein the memory device comprises a second plurality of memory cells; wherein each of the first plurality of memory cells and the second plurality of memory cells comprises a transistor having a source, a drain, a control gate and a floating gate, further wherein the floating gate comprises a film of microcrystalline silicon carbide particles.
Claim 19
Independent Claim
88 words
A system, comprising a processor; a storage device in communication with the processor, wherein the storage device comprises a first plurality of memory cells; and a memory device in communication with the processor, wherein the memory device comprises a second plurality of memory cells; wherein each of the first plurality of memory cells and the second plurality of memory cells comprises a transistor having a source, a drain, a control gate and a floating gate, further wherein the floating gate comprises a film of microcrystalline silicon carbide particles.
Claim 20
Independent Claim
134 words
A system, comprising: a processor; and a memory device coupled to the processor, wherein the memory device comprises: a plurality of memory cells, each of the plurality of memory cells comprising: a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles; addressing circuitry for addressing the plurality of memory cells; and control circuitry for controlling read and write operations of the memory device in response to command and control signals from the processor.
Claim 21
Independent Claim
134 words
A system, comprising: a processor; and a memory device coupled to the processor, wherein the memory device comprises: a plurality of memory cells, each of the plurality of memory cells comprising: a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles; addressing circuitry for addressing the plurality of memory cells; and control circuitry for controlling read and write operations of the memory device in response to command and control signals from the processor.
Claim 22
Dependent Claim
19 words
The system of claim 14, wherein the first insulating layer and the second insulating layer are comprised of oxide.
Claim 23
Dependent Claim
28 words
The system of claim 14, wherein the memory device performs at least one function in the system selected from the group consisting of storage and random access memory.
Claim 24
Dependent Claim
35 words
The system of claim 14, wherein the conductive film of microcrystalline silicon carbide particles comprises a plurality of silicon carbide particles each having a general diameter in a range of about 30 to 100 Angstroms.
Claim 25
Dependent Claim
16 words
The system of claim 14, wherein the film of microcrystalline silicon carbide particles is conductively doped.
Claim 26
Independent Claim
204 words
A system, comprising a processor; a storage device in communication with the processor, wherein the storage device comprises: a first plurality of memory cells; a first addressing circuitry for addressing the plurality of memory cells; and a first control circuitry for controlling read and write operations of the storage device in response to command and control signals from the processor; and a memory device in communication with the processor, wherein the memory device comprises: a second plurality of memory cells; a second addressing circuitry for addressing the plurality of memory cells; and a second control circuitry for controlling read and write operations of the memory device in response to command and control signals from the processor; wherein each of the first plurality of memory cells and the second plurality of memory cells comprises: a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles.
Claim 27
Independent Claim
204 words
A system, comprising a processor; a storage device in communication with the processor, wherein the storage device comprises: a first plurality of memory cells; a first addressing circuitry for addressing the plurality of memory cells; and a first control circuitry for controlling read and write operations of the storage device in response to command and control signals from the processor; and a memory device in communication with the processor, wherein the memory device comprises: a second plurality of memory cells; a second addressing circuitry for addressing the plurality of memory cells; and a second control circuitry for controlling read and write operations of the memory device in response to command and control signals from the processor; wherein each of the first plurality of memory cells and the second plurality of memory cells comprises: a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles.
Claim 28
Dependent Claim
110 words
A memory device, comprising a plurality of memory cells, each of the plurality of memory cells comprising: a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles; addressing circuitry for addressing the plurality of memory cells; and control circuitry for controlling read and write operations of the memory device.
Claim 29
Dependent Claim
110 words
A memory device, comprising a plurality of memory cells, each of the plurality of memory cells comprising: a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles; addressing circuitry for addressing the plurality of memory cells; and control circuitry for controlling read and write operations of the memory device.
Claim 30
Dependent Claim
36 words
The memory device of claim 20, wherein the conductive film of microcrystalline silicon carbide particles comprises a plurality of silicon carbide particles each having a general diameter in a range of about 30 to 100 Angstroms.
Claim 31
Dependent Claim
18 words
The memory device of claim 20, wherein the conductive film of microcrystalline silicon carbide particles is conductively doped.
Claim 32
Dependent Claim
152 words
A memory device, comprising a plurality of memory cells, each of the plurality of memory cells comprising: a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a film of microcrystalline silicon carbide particles, further wherein the film of microcrystalline silicon carbide particles comprises a plurality of silicon carbide particles each having a general diameter in a range of about 30 to 100 Angstroms, still further wherein the film of microcrystalline silicon carbide particles is conductively doped; addressing circuitry for addressing the plurality of memory cells; and control circuitry for controlling read and write operations of the memory device.
Claim 33
Dependent Claim
152 words
A memory device, comprising a plurality of memory cells, each of the plurality of memory cells comprising: a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a film of microcrystalline silicon carbide particles, further wherein the film of microcrystalline silicon carbide particles comprises a plurality of silicon carbide particles each having a general diameter in a range of about 30 to 100 Angstroms, still further wherein the film of microcrystalline silicon carbide particles is conductively doped; addressing circuitry for addressing the plurality of memory cells; and control circuitry for controlling read and write operations of the memory device.
Claim 34
Dependent Claim
75 words
A memory cell, comprising a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles.
Claim 35
Dependent Claim
75 words
A memory cell, comprising a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a conductive film of microcrystalline silicon carbide particles.
Claim 36
Dependent Claim
36 words
The memory cell of claim 24, wherein the conductive film of microcrystalline silicon carbide particles comprises a plurality of silicon carbide particles each having a general diameter in a range of about 30 to 100 Angstroms.
Claim 37
Dependent Claim
18 words
The memory cell of claim 24, wherein the conductive film of microcrystalline silicon carbide particles is conductively doped.
Claim 38
Dependent Claim
117 words
A memory cell, comprising a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a film of microcrystalline silicon carbide particles, further wherein the film of microcrystalline silicon carbide particles comprises a plurality of silicon carbide particles each having a general diameter in a range of about 30 to 100 Angstroms, still further wherein the film of microcrystalline silicon carbide particles is conductively doped.
Claim 39
Dependent Claim
117 words
A memory cell, comprising a source region; a drain region; a conductive channel separating the source and drain regions; a first insulating layer located adjacent the conductive channel; a second insulating layer located adjacent the first insulating layer; a control gate located adjacent the second insulating layer; and a floating gate interposed between the first insulating layer and the second insulating layer, wherein the floating gate comprises a film of microcrystalline silicon carbide particles, further wherein the film of microcrystalline silicon carbide particles comprises a plurality of silicon carbide particles each having a general diameter in a range of about 30 to 100 Angstroms, still further wherein the film of microcrystalline silicon carbide particles is conductively doped.
References Cited (Backward Citations)
US4507673A
Cited
EP0139185A2
Cited
US5021999A
Cited
US5293560A
Cited
US5111430A
Cited
US5027171A
Cited
JPH03222367A
Cited
EP0448118A2
Cited
US5253196A
Cited
US5449941A
Cited
US5357134A
Cited
US5465249A
Cited
US5260593A
Cited
US5580380A
Cited
US5388069A
Cited
US5317535A
Cited
US5418743A
Cited
JPH06224431A
Cited
US5438544A
Cited
JPH06302828A
Cited
US5493140A
Cited
US5467306A
Cited
US5430670A
Cited
US5424993A
Cited
US5434815A
Cited
US5508543A
Cited
US5485422A
Cited
US5627781A
Cited
US5477485A
Cited
JPH08255878A
Cited
EP0750353A2
Cited
US5670790A
Cited
US5801401A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-12-26 | 2004-06-26 | 2004-12-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-12-26 | 2008-06-26 | 2008-12-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-12-26 | 2012-06-26 | 2012-12-26 | $7700.00 | Window Closed / Lapsed |