Trench isolation with suppressed parasitic edge transistors

Claim 2

In an integrated circuit device disposed in a semiconductor body having a planar surface comprising: an isolating trench with a length and a width disposed in the semiconductor body having a bottom and side walls and containing an insulating material extending from the bottom of the trench to a top level and including an insulating spacer at each of the outside edges of the side walls, said side walls of the trench being in physical contact with the body from the bottom of the trench to the planar surface of the body, said insulating spacers each having a width substantially less than said trench width, the top level and the spacers having a thickness above the planar surface; a field effect transistor (FET) disposed at the surface of and in the semiconductor body with a gate having a length, and a gate insulator having a thickness and with a lower surface in and on the semiconductor body and an upper surface in contact with a lower surface of the gate, said FET being positioned adjacent the isolating trench with the gate length and the gate insulator extending substantially perpendicular to the trench, an end of the gate length being over the spacer and top level of the insulating material of the trench and the respective end of the gate insulator abutting the spacer of the insulating material of the trench, the thickness of the top level and spacer of the insulating material of the trench being sufficiently greater than the thickness of the gate insulator to suppress corner or edge parasitic transistor formation at the edge of the trench but being sufficiently thin to minimize the effect on planarity above the body surface.

Claim 3

The integrated circuit device of claim 1 wherein the FETs include active regions and the spacers are disposed over the active regions.

Claim 4

The integrated circuit device of claim 1 wherein the FETs include active regions and the side walls of each of the isolating trenches are in contact with one of the active regions.

Claim 5

In an integrated circuit device disposed in a semiconductor substrate having a planar surface comprising: a field effect transistor (FET) disposed at the surface of and in the semiconductor body having a gate of a length, and a gate insulator having a thickness and with a lower surface in and on the semiconductor substrate and an upper surface in contact with a lower surface of the gate; and an isolating trench with a length and a width disposed in the semiconductor body having a bottom and side walls and containing an insulating material extending from the bottom of the trench to a top level above the planar surface and including insulating spacers at the outside edges of the side walls at the substantially the same level as the top level, said side walls of the trench being in physical contact with the body from the bottom of the trench to the planar surface of the body, said insulating spacers each having a width substantially less than said trench width, said isolating trench being positioned adjacent the FET with the gate length and the gate insulator extending substantially perpendicular to the trench and the gate end over the top level and one of the spacers of the insulating material, said one spacer having an edge abutting the respective end of the gate insulator, the isolating trench having a top level and spacer thickness sufficiently greater than the thickness of the gate insulator so that, with the gate over the top level and spacer, corner or edge parasitic transistor formation is suppressed at the edge of the insulating trench but the thickness of the top level and spacer is sufficiently thin to minimize the effect on planarity above the silicon body surface.

Claim 6

In an integrated circuit device disposed in a semiconductor substrate having a planar surface comprising: a field effect transistor (FET) disposed at the surface of and in the semiconductor body having a gate of a length, and a gate insulator having a thickness and with a lower surface in and on the semiconductor substrate and an upper surface in contact with a lower surface of the gate; and an isolating trench with a length and a width disposed in the semiconductor body having a bottom and side walls and containing an insulating material extending from the bottom of the trench to a top level above the planar surface and including insulating spacers at the outside edges of the side walls at the substantially the same level as the top level, said side walls of the trench being in physical contact with the body from the bottom of the trench to the planar surface of the body, said insulating spacers each having a width substantially less than said trench width, said isolating trench being positioned adjacent the FET with the gate length and the gate insulator extending substantially perpendicular to the trench and the gate end over the top level and one of the spacers of the insulating material, said one spacer having an edge abutting the respective end of the gate insulator, the isolating trench having a top level and spacer thickness sufficiently greater than the thickness of the gate insulator so that, with the gate over the top level and spacer, corner or edge parasitic transistor formation is suppressed at the edge of the insulating trench but the thickness of the top level and spacer is sufficiently thin to minimize the effect on planarity above the silicon body surface.

Claim 7

The integrated circuit device of claim 4 wherein the FETs include active regions and the spacers are disposed over the active regions.

Claim 8

The integrated circuit device of claim 4 wherein the FETs include active regions and the side walls of each of the isolating trenches are in contact with one of the active regions.

Claim 9

An integrated circuit device disposed in a semiconductor body having a planar surface comprising: a plurality of isolating trenches disposed in the semiconductor body and each having a length and a width, each of said plurality of isolating trenches having a bottom and side walls and each containing an insulating material extending from the bottom of the trench to a top level including insulating spacers on the outside edges of the side walls, said side walls of the trench being in physical contact with the body from the bottom of the trench to the planar surface of the body, said insulating spacers each having a width substantially less than said trench width, the top level and spacers being above the planar surface; a plurality of field effect transistors (FETs) disposed at the surface of and in the semiconductor body, each of said plurality of FETs with a gate having a length and a gate insulator with a lower surface in and on the semiconductor body and an upper surface in contact with a lower surface of the gate, each of the FETs being positioned between two isolating trenches with the gate length and the gate insulator extending substantially perpendicular to the two trenches, each end of the gate insulator abutting one of the spacers of the respective trench and the gate being over the spacer and top level of the trench, the gate insulator between the two isolating trenches having a thickness less than the thickness of top level and spacers of the insulating material above the planar surface of each of the trenches to suppress corner or edge parasitic transistor formation at each of the trenches but being sufficiently thin to minimize the effect on planarity above the body.

Claim 10

An integrated circuit device disposed in a semiconductor body having a planar surface comprising: a plurality of isolating trenches disposed in the semiconductor body and each having a length and a width, each of said plurality of isolating trenches having a bottom and side walls and each containing an insulating material extending from the bottom of the trench to a top level including insulating spacers on the outside edges of the side walls, said side walls of the trench being in physical contact with the body from the bottom of the trench to the planar surface of the body, said insulating spacers each having a width substantially less than said trench width, the top level and spacers being above the planar surface; a plurality of field effect transistors (FETs) disposed at the surface of and in the semiconductor body, each of said plurality of FETs with a gate having a length and a gate insulator with a lower surface in and on the semiconductor body and an upper surface in contact with a lower surface of the gate, each of the FETs being positioned between two isolating trenches with the gate length and the gate insulator extending substantially perpendicular to the two trenches, each end of the gate insulator abutting one of the spacers of the respective trench and the gate being over the spacer and top level of the trench, the gate insulator between the two isolating trenches having a thickness less than the thickness of top level and spacers of the insulating material above the planar surface of each of the trenches to suppress corner or edge parasitic transistor formation at each of the trenches but being sufficiently thin to minimize the effect on planarity above the body.

Claim 11

The integrated circuit device of claim 1, wherein each of the spacers of said plurality of isolating trenches include corners with said planar surface of said semiconductor body and wherein said gate is elevated at each of said corners with respect to other portions of said gate electrode along the planar surface of said semiconductor body of said body by top levels and spacers of said insulating material.

Claim 12

An integrated circuit device comprising: a semiconductor body having a planar surface and an isolating trench disposed in said semiconductor body at said planar surface, said trench having a bottom and side walls with said side walls being in physical contact with said body from the bottom of the trench to the planar surface of the body, said isolating trench including a corner with said planar surface; an oxide disposed on said planar surface and in said isolating trench, said oxide having a thickness at said corner greater than a thickness of said oxide in other areas of said planar surface; and a field effect transistor (FET) having an active region and a gate disposed on said oxide over said corner and over a portion of said other areas of said planar surface, said corner being over the active region.

Claim 13

An integrated circuit device comprising: a semiconductor body having a planar surface and an isolating trench disposed in said semiconductor body at said planar surface, said trench having a bottom and side walls with said side walls being in physical contact with said body from the bottom of the trench to the planar surface of the body, said isolating trench including a corner with said planar surface; an oxide disposed on said planar surface and in said isolating trench, said oxide having a thickness at said corner greater than a thickness of said oxide in other areas of said planar surface; and a field effect transistor (FET) having an active region and a gate disposed on said oxide over said corner and over a portion of said other areas of said planar surface, said corner being over the active region.

Claim 14

The integrated circuit device of claim 9, wherein said oxide at said corner is raised with respect to said oxide at other areas of said planar surface, thereby elevating said gate at said corner.