US4905065A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High density dram trench capacitor isolation employing double epitaxial layers
Assignee: Advanced Micro Devices Inc
•
Filing: 1987-05-12
•
Granted: 1990-02-27
•
Expires: 2007-05-12
Abstract
Abstract A new double-epitaxial structure for isolating deep (>5 μm) trench capacitors (10, 10') with 1 μm or less spacing (S) is disclosed. The structure comprises a thin, lightly doped upper epitaxial layer (16) on top of a thicker and more heavily doped bottom epitaxial layer (14). The low resistivity bottom epitaxial layer is intended to isolate trench capacitors of any depth. The high resistivity upper epitaxial layer is used for the CMOS periphery (22, 24) and can be selectively doped to achieve a near uniform concentration to isolate trench capacitors in the core region (20) surrounding the capacitors. Isolation between deep trenches at 1 μm spacing has been demonstrated to be applicable for 4 Megabit and greater DRAM integration levels.
Inventors
- 👤 Asim A. Selcuk
- 👤 Pau-Ling Chen
- 👤 Darrell M. Erb
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:17
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/37
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
204 words
In a dynamic random access memory device including at least one of P-channel and N-channel periphery support circuitry (22, 24) and a memory core (20) comprising a plurality of trench capacitors (10, 10') formed in a semiconductor region, pairs of said capacitors being separated by a minimum distance (S), with said capacitors employing a common capacitor plate (34) and further storing charge in portions (17, 17') of said region adjacent said capacitors, said region comprising (a) a first epitaxial layer (14) formed on a substrate (12), said epitaxial layer having the same conductivity type as that of said substrate and having a resistivity higher than that of said substrate, and (b) a second epitaxial layer (16) formed on said first epitaxial layer, said second epitaxial layer having the same conductivity type as said first epitaxial layer and said substrate and having a resistivity higher than that of said first layer, said device formed on the top surface of said second epitaxial layer and said trench capacitors extending through said second epitaxial layer into said first epitaxial layer to thereby isolate said portions of said trench capacitor having a distance of less than about 2 μm, with said core having a substantially uniform doping profile.
Claim 2
Dependent Claim
204 words
In a dynamic random access memory device including at least one of P-channel and N-channel periphery support circuitry (22, 24) and a memory core (20) comprising a plurality of trench capacitors (10, 10') formed in a semiconductor region, pairs of said capacitors being separated by a minimum distance (S), with said capacitors employing a common capacitor plate (34) and further storing charge in portions (17, 17') of said region adjacent said capacitors, said region comprising (a) a first epitaxial layer (14) formed on a substrate (12), said epitaxial layer having the same conductivity type as that of said substrate and having a resistivity higher than that of said substrate, and (b) a second epitaxial layer (16) formed on said first epitaxial layer, said second epitaxial layer having the same conductivity type as said first epitaxial layer and said substrate and having a resistivity higher than that of said first layer, said device formed on the top surface of said second epitaxial layer and said trench capacitors extending through said second epitaxial layer into said first epitaxial layer to thereby isolate said portions of said trench capacitor having a distance of less than about 2 μm, with said core having a substantially uniform doping profile.
Claim 3
Dependent Claim
11 words
The memory device of claim 1 wherein said semiconductor comprises silicon.
Claim 4
Dependent Claim
24 words
The memory device of claim 1 wherein said substrate (12), said first layer (14) and said second layer (16) are all of p-type conductivity.
Claim 5
Dependent Claim
36 words
The memory device of claim 1 wherein said first layer (14) has a resistivity ranging from about 0.15 to 3 Ω-cm and said second layer (16) has a resistivity ranging from about 3 to 40 Ω-cm.
Claim 6
Dependent Claim
30 words
The memory device of claim 4 wherein said first layer (14) has a resistivity of about 0.75 Ω-cm and said second layer (16) has a resistivity of about 20 Ω-cm.
Claim 7
Dependent Claim
36 words
The memory device of claim 1 wherein said first layer (14) has a thickness ranging from about 5 to 30 μm and said second layer (16) has a thickness ranging from about 2 to 8 μm.
Claim 8
Dependent Claim
30 words
The memory device of claim 6 wherein said first layer (14) has a thickness of about 19 μm and said second layer (16) has a thickness of about 5 μm.
Claim 9
Dependent Claim
107 words
An improved configuration for isolating trench capacitors (10, 10') extending more than about 5 μm into a semiconductor region and spaced (S) less than about 1 μm from adjacent trench capacitors, wherein said region comprises a relatively thin, lightly doped upper epitaxial layer (16) on top of a thicker and more heavily doped lower epitaxial layer (14) in turn formed on top of a substrate (12), said upper epitaxial layer having a higher resistivity than said lower epitaxial layer and said lower epitaxial layer having a higher resistivity than said substrate, with said adjacent capacitors surrounded by a core region (20) having a substantially uniform doping profile.
Claim 10
Dependent Claim
107 words
An improved configuration for isolating trench capacitors (10, 10') extending more than about 5 μm into a semiconductor region and spaced (S) less than about 1 μm from adjacent trench capacitors, wherein said region comprises a relatively thin, lightly doped upper epitaxial layer (16) on top of a thicker and more heavily doped lower epitaxial layer (14) in turn formed on top of a substrate (12), said upper epitaxial layer having a higher resistivity than said lower epitaxial layer and said lower epitaxial layer having a higher resistivity than said substrate, with said adjacent capacitors surrounded by a core region (20) having a substantially uniform doping profile.
Claim 11
Dependent Claim
10 words
The configuration of claim 8 wherein said semiconductor comprises silicon.
Claim 12
Dependent Claim
23 words
The configuration of claim 8 wherein said substrate (12), said first layer (14) and said second layer (16) are all of p-type conductivity.
Claim 13
Dependent Claim
37 words
The configuration of claim 8 wherein said lower layer (12 or 14) has a resistivity ranging from about 0.15 to 3 Ω-cm and said upper layer (16) has a resistivity ranging from about 3 to 40 Ω-cm.
Claim 14
Dependent Claim
31 words
The configuration of claim 11 wherein said lower layer (12 or 14) has a resistivity of about 0.75 Ω-cm and said upper layer (16) has a resistivity of about 20 Ω-cm.
Claim 15
Dependent Claim
37 words
The configuration of claim 8 wherein said lower layer (12 or 14) has a thickness ranging from about 5 to 30 μm and said upper layer (16) has a thickness ranging from about 2 to 8 μm.
Claim 16
Dependent Claim
31 words
The configuration of claim 13 wherein said lower layer (12 or 14) has a thickness of about 19 μm and said upper layer (16) has a thickness of about 5 μm.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-02-26 | 1993-08-28 | 1994-02-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-02-26 | 1997-08-28 | 1998-02-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-02-26 | 2001-08-28 | 2002-02-27 | $7700.00 | Window Closed / Lapsed |