US6064232A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-clocked logic circuit and methodology
Assignee: RPX Corp
•
Filing: 1997-12-18
•
Granted: 2000-05-16
•
Expires: 2017-12-18
Abstract
Abstract A circuit and method for clocking for logic circuits use delay line techniques to time the clock signal. The inputs into a logic circuit are associated with a validity signal, which is delayed by a delay line for at least the propagation delay of the logic circuit. The delayed validity signal is used to latch an output signal produced by the logic circuit in response to the inputs.
Inventors
- 👤 Richard Relph
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 10:18
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/037; H03K3/0375
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
88 words
A self-clocked logic circuit, comprising: a logic circuit responsive to an input signal for producing therefrom an output signal after a propagation delay; a delay line for delaying a first validity signal for a period of time at least as long as said propagation delay of the logic circuit to produce a second validity signal, said first validity signal being associated with said input signal and asserted when said input signal is valid; and a register for latching said output signal in response to said second validity signal.
Claim 2
Dependent Claim
88 words
A self-clocked logic circuit, comprising: a logic circuit responsive to an input signal for producing therefrom an output signal after a propagation delay; a delay line for delaying a first validity signal for a period of time at least as long as said propagation delay of the logic circuit to produce a second validity signal, said first validity signal being associated with said input signal and asserted when said input signal is valid; and a register for latching said output signal in response to said second validity signal.
Claim 3
Dependent Claim
69 words
The self-clocked circuit of claim 1, wherein: said input signal includes a plurality of input bits; said first validity signal includes a plurality of validity bits, said validity bits corresponding to respective input bits; and said delay line is arranged to produce said second validity signal after a period of time at least as long as said propagation delay when all of the plurality of validity bits are asserted.
Claim 4
Dependent Claim
21 words
The self-clocked circuit of claim 2, wherein said delay line includes an AND gate responsive to said plurality of validity bits.
Claim 5
Dependent Claim
21 words
The self-clocked circuit of claim 2, wherein said delay line includes a NOR gate responsive to said plurality of validity bits.
Claim 6
Dependent Claim
38 words
The self-clocked circuit of claim 1, further comprising another delay line responsive to second validity signal for producing a third validity signal after a period of time at least as long as a delay period of said register.
Claim 7
Dependent Claim
25 words
The self-clocked circuit of claim 1, wherein said delay line is arranged to produce said second validity signal within 140 ps of said propagation delay.
Claim 8
Dependent Claim
97 words
A self-clocked circuit, comprising: a logic circuit responsive to an input signal for producing therefrom an output signal after a propagation delay; a delay line responsive to a first validity signal for producing a second validity signal after a period of time at least as long as said propagation delay, said first validity signal being associated with said input signal and asserted when said input signal is valid, wherein said delay line includes a plurality of digital delay elements coupled in series; and a register for latching said output signal in response to said second validity signal.
Claim 9
Dependent Claim
97 words
A self-clocked circuit, comprising: a logic circuit responsive to an input signal for producing therefrom an output signal after a propagation delay; a delay line responsive to a first validity signal for producing a second validity signal after a period of time at least as long as said propagation delay, said first validity signal being associated with said input signal and asserted when said input signal is valid, wherein said delay line includes a plurality of digital delay elements coupled in series; and a register for latching said output signal in response to said second validity signal.
Claim 10
Dependent Claim
43 words
The self-clocked circuit of claim 7, wherein: said delay line further includes a calibration input coupled for receiving a calibration signal; and each of the digital delay elements includes a calibration input for receiving the calibration signal for adjusting the delay period thereof.
Claim 11
Dependent Claim
52 words
The self-clocked circuit of claim 8, wherein each of the digital delay elements includes: a first adjustable inverter having a first calibration input for receiving the calibration signal; and a second adjustable inverter, coupled in series to said first adjustable inverter, and having a second calibration input for receiving said calibration signal.
Claim 12
Dependent Claim
21 words
The self-clocked circuit of claim 9, wherein a delay period of each of the digital delay elements is about 140 ps.
Claim 13
Dependent Claim
20 words
The self-clocked circuit of claim 7, wherein a delay period of each of the digital delay elements is the same.
Claim 14
Independent Claim
75 words
A method of latching an output signal generated by a logic circuit in response to an input signal after a delay, said method comprising the steps of: asserting a validity signal when said input signal is valid; delaying said validity signal for a period of time at least as long as said delay of the logic circuit to produce a delayed validity signal; and latching said output signal in response to said delayed validity signal.
Claim 15
Independent Claim
75 words
A method of latching an output signal generated by a logic circuit in response to an input signal after a delay, said method comprising the steps of: asserting a validity signal when said input signal is valid; delaying said validity signal for a period of time at least as long as said delay of the logic circuit to produce a delayed validity signal; and latching said output signal in response to said delayed validity signal.
Claim 16
Dependent Claim
62 words
The method of claim 12, wherein: said input signal includes a plurality of input bits; the step of asserting a validity signal when said input signal is valid includes the steps of: asserting a plurality of valid bit signals when the respective input bits are valid; and generating said validity signal when each of the plurality of valid bit signals are asserted.
Claim 17
Dependent Claim
43 words
The method of claim 13, wherein the step of generating said validity signal when each of the plurality of valid bit signals are asserted includes the step of generating said validity signal as a logical product of said plurality of valid bit signals.
Claim 18
Dependent Claim
30 words
The method of claim 12, further comprising the step of delaying the delayed validity signal for another period of time at least as long as said step of latching consumes.
Claim 19
Dependent Claim
37 words
The method of claim 12, wherein the delaying said validity signal for a period of time at least as long as said delay includes the step of delaying said validity signal within 140 ps of said delay.
Claim 20
Dependent Claim
39 words
The method of claim 12, wherein the step of delaying said validity signal for a period of time at least as long as said delay includes the step of repeatedly delaying said validity signal by a common delay period.
Claim 21
Independent Claim
70 words
A method of latching an output signal generated by a logic circuit in response to an input signal after a delay, comprising the steps of: asserting a validity signal when said input signal is valid; repeatedly delaying said validity signal by a common delay period totaling at least as long as said delay; latching said output signal in response to said delayed validity signal; and calibrating said common delay period.
Claim 22
Independent Claim
70 words
A method of latching an output signal generated by a logic circuit in response to an input signal after a delay, comprising the steps of: asserting a validity signal when said input signal is valid; repeatedly delaying said validity signal by a common delay period totaling at least as long as said delay; latching said output signal in response to said delayed validity signal; and calibrating said common delay period.
References Cited (Backward Citations)
US4929850A
Cited
US5033066A
Cited
EP0453171A2
Cited
US5111086A
Cited
US5289518A
Cited
US5132572A
Cited
DE4137340C1
Cited
US5220216A
Cited
US5227679A
Cited
US5252867A
Cited
US5321368A
Cited
US5229668A
Cited
US5363419A
Cited
US5367542A
Cited
US5349612A
Cited
US5452333A
Cited
US5264745A
Cited
US5400370A
Cited
US5457719A
Cited
US5457336A
Cited
US5565798A
Cited
US5764083A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-05-16 | 2003-11-15 | 2004-05-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-05-16 | 2007-11-15 | 2008-05-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-05-16 | 2011-11-15 | 2012-05-16 | $7700.00 | Window Closed / Lapsed |