Adjusting delay circuitry

Claim 1

Delay circuitry for introducing a delay between INPUT SIGNALS and DELAYED OUTPUT SIGNALS derived from said INPUT SIGNAL, said delay circuitry having an input port to receive said INPUT SIGNALS and a delayed signal output port to emit said DELAYED OUTPUT SIGNALS, said delay circuitry including a delay network having a plurality of gates connected to receive said INPUT SIGNALS and to pass a signal derived from a received INPUT SIGNAL through successive gates of said delay network, said delay network having taps connected sequentially so that different taps emit signals that have passed through a different number of gates, gate speed evaluation circuitry including gates and having means to receive CALIBRATE COMMAND SIGNALS, said gate speed evaluating circuitry including means for generating in response to a received CALIBRATE COMMAND SIGNAL a GATE SPEED INDICATOR SIGNAL indicative of the operating speed of gates in the gate speed evaluating circuitry, tap selection circuitry connected to receive GATE SPEED INDICATOR SIGNALS from said gate speed evaluating circuitry and including means for selecting and connecting to the delayed signal output port one of said taps, such selecting being controlled by a received GATE SPEED INDICATOR SIGNAL, the tap selected being such that there is a direct relationship between the operating speed of gates in the gate speed evaluation circuitry and the number of gates between the input port and the selected tap, said delay network and said delay evaluation circuitry being on one chip.