US5349612A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital serializer and time delay regulator
Assignee: Advanced Micro Devices Inc
•
Filing: 1992-06-19
•
Granted: 1994-09-20
•
Expires: 2012-06-19
Abstract
Abstract A self calibrated time delay circuit including a plurality of serially connected unit delay cells each having an output tap which is selectable, a registration means for simultaneously determining the status of each output node of each of the unit delay cells, combinatorial and sequential logic units for analyzing said registration means and sending error correction commands to an up/down controller, said up down controller providing a command code for controlling the delay of each said unit delay by selecting which tap is output from said unit delay cell.
Inventors
- 👤 Bin Guo
- 👤 James J. Kubinec
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 04:56
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/04; H04J3/047; H03; H03K; H03K5/00; H03K5/13; H03K5/135; H03M; H03M9/00; H04J3/06; H04J3/0635; H04J3/0685
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
258 words
A digitally regulated time delay circuit comprising a plurality of delay units, each said delay unit calibrated to exhibit a time delay T, where T≦Tb, and Tb is a bit period, each delay unit having an input terminal and an output terminal, said delay units being connected in series; means to launch a pulse having a width less than a bit period into said input terminal of one of said plurality of delay units; a phase detector, said phase detector being connected to the output of the last of said plurality of delay units, said phase detector having an output, said phase detector comprising, (a) a delay line having a plurality of taps, (b) a registration means, said registration means coupled to the output of a plurality of said delay units and to each of said phase detector delay line taps, said registration means for determining simultaneously on-the-fly the status of each node to which it is connected and for providing an output indicative thereof, and (c) combinatorial and sequential logic means coupled to said registration means output, said combinatorial and sequential logic means providing an output indicative of said delay status, said combinatorial and sequential logic means output being said phase detector output; an up/down controller, said up/down controller being connected to and responsive to said phase detector output, said up/down controller providing an output which is a digital command code for control of said delay units; and wherein each said plurality of delay units is connected to and responsive to said up/down controller digital command code.
Claim 2
Dependent Claim
258 words
A digitally regulated time delay circuit comprising a plurality of delay units, each said delay unit calibrated to exhibit a time delay T, where T≦Tb, and Tb is a bit period, each delay unit having an input terminal and an output terminal, said delay units being connected in series; means to launch a pulse having a width less than a bit period into said input terminal of one of said plurality of delay units; a phase detector, said phase detector being connected to the output of the last of said plurality of delay units, said phase detector having an output, said phase detector comprising, (a) a delay line having a plurality of taps, (b) a registration means, said registration means coupled to the output of a plurality of said delay units and to each of said phase detector delay line taps, said registration means for determining simultaneously on-the-fly the status of each node to which it is connected and for providing an output indicative thereof, and (c) combinatorial and sequential logic means coupled to said registration means output, said combinatorial and sequential logic means providing an output indicative of said delay status, said combinatorial and sequential logic means output being said phase detector output; an up/down controller, said up/down controller being connected to and responsive to said phase detector output, said up/down controller providing an output which is a digital command code for control of said delay units; and wherein each said plurality of delay units is connected to and responsive to said up/down controller digital command code.
Claim 3
Dependent Claim
17 words
The regulated time delay circuit of claim 1 wherein said delay unit comprises a course step unit.
Claim 4
Dependent Claim
35 words
The delay circuit of step 2 wherein said coarse step unit includes a MUX, said MUX having one input for receiving one output from each of said delay units, said MUX further having one output.
Claim 5
Dependent Claim
35 words
The delay circuit of step 2 wherein said coarse step unit includes a MUX, said MUX having one input for receiving one output from each of said delay units, said MUX further having one output.
Claim 6
Dependent Claim
38 words
The delay circuit of step 3 wherein one of said MUX inputs is made available at said MUX output and wherein the selection available at said MUX output is responsive to and determined by said digital command code.
Claim 7
Dependent Claim
38 words
The delay circuit of step 3 wherein one of said MUX inputs is made available at said MUX output and wherein the selection available at said MUX output is responsive to and determined by said digital command code.
Claim 8
Dependent Claim
139 words
The circuit of claim 4 wherein said delay unit further includes a fine step unit and wherein said fine step unit has a finer resolution than the resolution of said coarse step unit wherein each coarse step unit and said fine step unit comprise a plurality of serially connected unit cells, wherein said unit cells of said coarse step unit have a first delay and said unit cells of said fine step unit have a second delay and where said second delay is smaller than said first delay and wherein each said delay unit in said fine step unit has an input and output; a second MUX, said second MUX having a sufficient plurality of inputs, one of each of said second MUX inputs being connected to an output of said delay unit of said fine delay step unit.
Claim 9
Dependent Claim
135 words
A digital data serializer for high data rate transmission having a bit frequency equal to 1/Tb comprising a first plural stage register for latching a multibit word to be serialized, each said register stage having an output; a gating network, said gating network including a plurality of switches, each said switch including an input, output and control terminal, the output terminal of all the said switches coupled to a node and the input terminal of each said switch connected to a different one of said register stage outputs; a digitally regulated time delay circuit, comprising a plurality of nominal 1/2 Tb delay units connected in series from their inputs to their outputs, and each control terminal of said gating network switches being connected to a different said input of one of said 1/2 Tb units.
Claim 10
Dependent Claim
135 words
A digital data serializer for high data rate transmission having a bit frequency equal to 1/Tb comprising a first plural stage register for latching a multibit word to be serialized, each said register stage having an output; a gating network, said gating network including a plurality of switches, each said switch including an input, output and control terminal, the output terminal of all the said switches coupled to a node and the input terminal of each said switch connected to a different one of said register stage outputs; a digitally regulated time delay circuit, comprising a plurality of nominal 1/2 Tb delay units connected in series from their inputs to their outputs, and each control terminal of said gating network switches being connected to a different said input of one of said 1/2 Tb units.
Claim 11
Dependent Claim
15 words
The serializer of claim 6 wherein said node is coupled to a pull up circuit.
Claim 12
Dependent Claim
79 words
The serializer of claim 7 including means to control the delay in each said 1/2 Tb delay units, said means including an up/down shifter which issues a digital command code responsive to the extent and sense of the physical position of the instantaneous location of a transition of a pulse moving through said series 1/2 Tb delay unit with respect to a preselected output of a said 1/2 Tb delay unit, said preselected output being a nominal window center.
Claim 13
Dependent Claim
85 words
The serializer of claim 8 wherein said means to control the delay in each said 1/2 Tb delay units further includes, (a) a sampling register, said sampling register having inputs and output, said inputs being connected to a plurality of said 1/2 Tb delay units for storing their status on-the-fly, and (b) combinatorial and sequential logic means connected to the outputs of said sampling register for providing an analysis of said sampling register outputs indicative of the physical location of the pulse in said delay.
Claim 14
Dependent Claim
93 words
An all digital method for regulating a delay line which is transmitting a serial pulse train having a bit frequency equal to 1/Tb comprising launching a pulse having a pulse width equal to 1/2 Tb into said delay line, said delay line including a plurality of serially connected delay units having a nominal delay equal to 1/2 Tb; determining the position of any instant of said pulse in said delay line; adjusting said delay of each said 1/2 Tb delay units responsive to the said position of said pulse in said delay line.
Claim 15
Dependent Claim
93 words
An all digital method for regulating a delay line which is transmitting a serial pulse train having a bit frequency equal to 1/Tb comprising launching a pulse having a pulse width equal to 1/2 Tb into said delay line, said delay line including a plurality of serially connected delay units having a nominal delay equal to 1/2 Tb; determining the position of any instant of said pulse in said delay line; adjusting said delay of each said 1/2 Tb delay units responsive to the said position of said pulse in said delay line.
Claim 16
Dependent Claim
53 words
The method of claim 10 wherein the step of determining the position at any instant of said pulse includes sampling the output of said plurality of series connected delay elements, and analyzing said sampled output using combinatorial and sequential logic techniques to determine the position of said pulse relative to a reference location.
Claim 17
Dependent Claim
52 words
The method of claim 11 wherein the step of adjusting said delay of each said 1/2 Tb delay units includes generating a digital command code with an up/down shifter responsive to said determination of said pulse position, and controlling the delay of each said delay unit responsive to said digital command code.
References Cited (Backward Citations)
EP0146236A2
Cited
US4805195A
Cited
US4763327A
Cited
WO1989009520A1
Cited
US4899071A
Cited
US5159205A
Cited
US5109394A
Cited
US5146121A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-09-19 | 1998-03-21 | 1998-09-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-09-19 | 2002-03-21 | 2002-09-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-09-19 | 2006-03-21 | 2006-09-20 | $7700.00 | Window Closed / Lapsed |