Patent US6049227A successfully refreshed from Google Patents.
US6049227A
Expired / Lapsed
US
⏱️ 0.0 years remaining
FPGA with a plurality of I/O voltage levels
Assignee: Xilinx Inc
•
Filing: 1998-11-05
•
Granted: 2000-04-11
•
Expires: 2018-11-05
Abstract
Abstract The invention comprises an FPGA having a plurality of input reference voltages and/or output voltage supplies. In one embodiment, two or more differential amplifiers in the same configurable input buffer use different input reference voltages. According to a second aspect of the invention, the I/O pad line is configurably connected to the input reference voltage line, so that any configurable Input/Output Block (IOB) can be used to supply the input reference voltage. According to a third aspect of the invention, the reference input of an I/O is configurably connected to any of two or more input reference voltage lines. According to another aspect of the invention, a single input reference voltage and/or a single output voltage supply is applied to each IOB, with the IOBs grouped into sets. Each set of IOBs has a separate input reference voltage and/or a separate output voltage supply.
Inventors
- 👤 F. Erich Goetting
- 👤 Scott O. Frake
- 👤 Venu M. Kondapalli
- 👤 Steven P. Young
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 18:24
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K19/17744; H03K19/003; H03K19/00346; H03K19/00361; H03K19/1778; H03K19/17788
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
89 words
An Input/Output Block (IOB), comprising: a pad connected to a pad line; an output buffer driving said pad line, said output buffer comprising a pullup for pulling said pad line to a high voltage level; and means for configurably supplying any one of two or more output supply voltages to said pullup, comprising: two or more P-channel transistors each connected in series with said pullup; means for connecting each such P-channel transistor to a different output supply voltage; and means for configurably enabling or disabling each such P-channel transistor.
Claim 2
Dependent Claim
89 words
An Input/Output Block (IOB), comprising: a pad connected to a pad line; an output buffer driving said pad line, said output buffer comprising a pullup for pulling said pad line to a high voltage level; and means for configurably supplying any one of two or more output supply voltages to said pullup, comprising: two or more P-channel transistors each connected in series with said pullup; means for connecting each such P-channel transistor to a different output supply voltage; and means for configurably enabling or disabling each such P-channel transistor.
Claim 3
Dependent Claim
21 words
The IOB of claim 1, wherein said pullup is disposed between said pad line and said two or more P-channel transistors.
Claim 4
Dependent Claim
22 words
The IOB of claim 1, wherein said means for configurably enabling or disabling each such P-channel transistor comprises a configuration memory cell.
Claim 5
Dependent Claim
106 words
An Input/Output Block (IOB) comprising: a pad connected to a pad line; an output buffer driving said pad line, said output buffer comprising a pullup for pulling said pad line to a high voltage level; two or more output voltage lines supplying two or more output supply voltages; and means for configurably coupling any one of said two or more output voltage lines to said pullup, comprising: two or more transistors each connected in series with said pullup; means for connecting each such transistor to a different one of said two or more output voltage lines; and means for configurably enabling or disabling each such transistor.
Claim 6
Dependent Claim
106 words
An Input/Output Block (IOB) comprising: a pad connected to a pad line; an output buffer driving said pad line, said output buffer comprising a pullup for pulling said pad line to a high voltage level; two or more output voltage lines supplying two or more output supply voltages; and means for configurably coupling any one of said two or more output voltage lines to said pullup, comprising: two or more transistors each connected in series with said pullup; means for connecting each such transistor to a different one of said two or more output voltage lines; and means for configurably enabling or disabling each such transistor.
Claim 7
Dependent Claim
20 words
The IOB of claim 4, wherein said pullup is disposed between said pad line and said two or more transistors.
Claim 8
Dependent Claim
14 words
The IOB of claim 4, wherein said two or more transistors comprise P-channel transistors.
Claim 9
Dependent Claim
21 words
The IOB of claim 4, wherein said means for configurably enabling or disabling each such transistor comprises a configuration memory cell.
Claim 10
Dependent Claim
103 words
An Input/Output Block (IOB), comprising: a pad connected to a pad line; an output buffer driving said pad line, said output buffer comprising a pullup for pulling said pad line to a high voltage level; and means for configurably supplying any one of two or more output supply voltages to said pullup, comprising: two or more transistors each connected in series with said pullup; two or more output voltage lines supplying said two or more output supply voltages; means for connecting each such transistor to a different one of said output voltage lines; and means for configurably enabling or disabling each such transistor.
Claim 11
Dependent Claim
103 words
An Input/Output Block (IOB), comprising: a pad connected to a pad line; an output buffer driving said pad line, said output buffer comprising a pullup for pulling said pad line to a high voltage level; and means for configurably supplying any one of two or more output supply voltages to said pullup, comprising: two or more transistors each connected in series with said pullup; two or more output voltage lines supplying said two or more output supply voltages; means for connecting each such transistor to a different one of said output voltage lines; and means for configurably enabling or disabling each such transistor.
Claim 12
Dependent Claim
20 words
The IOB of claim 8, wherein said pullup is disposed between said pad line and said two or more transistors.
Claim 13
Dependent Claim
14 words
The IOB of claim 8, wherein said two or more transistors comprise P-channel transistors.
Claim 14
Dependent Claim
21 words
The IOB of claim 8, wherein said means for configurably enabling or disabling each such transistor comprises a configuration memory cell.
Claim 15
Dependent Claim
61 words
A configurable pullup structure, comprising: an output terminal; a pullup for supplying a high voltage level to the output terminal; two or more transistors each connected in series with the pullup; means for coupling each of the two or more transistors to a different output supply voltage; and means for configurably enabling or disabling each of the two or more transistors.
Claim 16
Dependent Claim
61 words
A configurable pullup structure, comprising: an output terminal; a pullup for supplying a high voltage level to the output terminal; two or more transistors each connected in series with the pullup; means for coupling each of the two or more transistors to a different output supply voltage; and means for configurably enabling or disabling each of the two or more transistors.
Claim 17
Dependent Claim
22 words
The configurable pullup structure of claim 12, wherein the pullup is disposed between the output terminal and the two or more transistors.
Claim 18
Dependent Claim
16 words
The configurable pullup structure of claim 12, wherein the two or more transistors comprise P-channel transistors.
Claim 19
Dependent Claim
23 words
The configurable pullup structure of claim 10, wherein the means for configurably enabling or disabling each such transistor comprises a configuration memory cell.
References Cited (Backward Citations)
US34808A
Cited
JPS6153827A
Cited
USRE34808E
Cited
US4853560A
Cited
US4853560B1
Cited
US4929852A
Cited
JPH02146815A
Cited
JPH03117020A
Cited
JPH04158627A
Cited
EP0482658A2
Cited
US5352942A
Cited
US5298807A
Cited
US5448198A
Cited
EP0575124A2
Cited
US5394034A
Cited
US5444392A
Cited
US5300835A
Cited
JPH07142983A
Cited
US5521530A
Cited
US5880602A
Cited
US5606275A
Cited
US5774100A
Cited
US5793222A
Cited
US5862390A
Cited
US5801548A
Cited
US5777488A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-04-11 | 2003-10-11 | 2004-04-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-04-11 | 2007-10-11 | 2008-04-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-04-11 | 2011-10-11 | 2012-04-11 | $7700.00 | Window Closed / Lapsed |