Patent US6013936A successfully refreshed from Google Patents.
US6013936A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Double silicon-on-insulator device and method therefor
Assignee: GlobalFoundries Inc
•
Filing: 1998-08-06
•
Granted: 2000-01-11
•
Expires: 2018-08-06
Abstract
Abstract An integrated circuit chip wherein one or more semiconductor devices are completely isolated from bulk effects of other semiconductor devices in the same circuit and a method of making the integrated circuit chip. The devices may be passive devices such as resistors, or active devices such as diodes, bipolar transistors or field effect transistors (FETs). A multi-layer semiconductor body is formed of, preferably silicon and silicon dioxide. A conducting region or channel is formed in one or more of the layers. For the FET, silicon above and below the channel region provides controllable gates with vertically symmetrical device characteristics. Buried insulator layers may be added to isolate the lower gate of individual devices from each other and to create multiple vertically stacked isolated devices. Both PFET and NFET devices can be made with independent doping profiles in both depletion and accumulation modes.
Inventors
- 👤 John Z. Colt, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 05:48
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/10; H10W10/181
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
68 words
An integrated circuit (IC) chip including a plurality of devices, said integrated circuit chip comprising: a multi-layered semiconductor chip including a top, middle and bottom semiconductor layer alternating with and separated by dielectric material layers; a device region in said middle semiconductor layer; diffusions in opposite ends of said device region; and conductive material extending upward from said diffusions to a top surface of said top semiconductor layer.
Claim 2
Dependent Claim
68 words
An integrated circuit (IC) chip including a plurality of devices, said integrated circuit chip comprising: a multi-layered semiconductor chip including a top, middle and bottom semiconductor layer alternating with and separated by dielectric material layers; a device region in said middle semiconductor layer; diffusions in opposite ends of said device region; and conductive material extending upward from said diffusions to a top surface of said top semiconductor layer.
Claim 3
Dependent Claim
25 words
The IC chip of claim 1, wherein the semiconductor material is silicon, the dielectric material is SiO 2 and the conductive material is doped polysilicon.
Claim 4
Dependent Claim
12 words
The IC chip of claim 2, wherein the device is a resistor.
Claim 5
Dependent Claim
21 words
The IC chip of claim 2, wherein the device is a diode and the diffusions are an n-type and a p-type.
Claim 6
Dependent Claim
36 words
The IC chip of claim 2, wherein the device is a bipolar transistor, the device region is doped with a first dopant type and the diffusions and polysilicon conductive material are of an opposite dopant type.
Claim 7
Dependent Claim
28 words
The IC chip of claim 5 wherein the bipolar transistor further comprises: a third diffusion of said first diffusion type in said device region between said opposite ends.
Claim 8
Dependent Claim
27 words
The IC chip of claim 6 wherein the bipolar transistor further comprises: conductive material extending from said third diffusion through said top layer to said top surface.
Claim 9
Dependent Claim
27 words
The IC chip of claim 1, wherein an upper portion of the conductive material and the top surface of said top semiconductor substrate form a planar surface.
Claim 10
Dependent Claim
16 words
The IC chip of claim 1, wherein said conductive material extends from and contacts said diffusions.
Claim 11
Dependent Claim
84 words
An integrated circuit (IC) chip including at least one FET, said integrated circuit chip comprising: a multi-layered semiconductor chip including a top, middle and bottom semiconductor layer alternating with and separated by dielectric material layers; a device region in said middle semiconductor layer; diffusions in opposite ends of said device region; a gate region in said top semiconductor layer extending above said device region between said diffusions; and conductive material extending upward from said diffusions to a top surface of said top semiconductor layer.
Claim 12
Dependent Claim
84 words
An integrated circuit (IC) chip including at least one FET, said integrated circuit chip comprising: a multi-layered semiconductor chip including a top, middle and bottom semiconductor layer alternating with and separated by dielectric material layers; a device region in said middle semiconductor layer; diffusions in opposite ends of said device region; a gate region in said top semiconductor layer extending above said device region between said diffusions; and conductive material extending upward from said diffusions to a top surface of said top semiconductor layer.
Claim 13
Dependent Claim
21 words
The IC chip of claim 10, further comprising: a second gate being formed by said bottom layer below said device region.
Claim 14
Dependent Claim
31 words
The IC chip of claim 11 further comprising: conductive material extending upward from said second gate layer to a top surface of said top semiconductor layer providing a second gate contact.
Claim 15
Dependent Claim
18 words
The IC chip of claim 12 wherein the semiconductor material is silicon and the conductive material is polysilicon.
Claim 16
Dependent Claim
18 words
The IC chip of claim 12 wherein the semiconductor material is silicon and the conductive material is metal.
Claim 17
Dependent Claim
36 words
The IC chip of claim 12 wherein the second gate layer includes sidewall diffusions in a contact opening, said conductive material forming said second gate contact extending upward along said sidewall diffusions to said top surface.
Claim 18
Dependent Claim
34 words
The IC chip of claim 12 wherein said conductive material forming said second gate contact extends upward from a top surface of said second gate layer to said top surface of said top layer.
Claim 19
Dependent Claim
45 words
The IC chip of claim 12 further comprising: a recess in said top surface of said second gate layer; and a diffusion in said recess, said conductive material forming said second gate contact extending upward from said diffusion in said recess to said top surface.
References Cited (Backward Citations)
US3622382A
Cited
US4412868A
Cited
US4601760A
Cited
US4596070A
Cited
US4997786A
Cited
US5138437A
Cited
US5164805A
Cited
US5083190A
Cited
US5442223A
Cited
US5420048A
Cited
US5273921A
Cited
US5349228A
Cited
US5461250A
Cited
US5536966A
Cited
US5548149A
Cited
US5422305A
Cited
US5382818A
Cited
US5494846A
Cited
JPH08148556A
Cited
JPH08148567A
Cited
JPH0945765A
Cited
JPH09129885A
Cited
JPH09232424A
Cited
US5689127A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-01-10 | 2003-07-12 | 2004-01-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-01-10 | 2007-07-12 | 2008-01-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-01-10 | 2011-07-12 | 2012-01-11 | $7700.00 | Window Closed / Lapsed |