US5689127A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vertical double-gate field effect transistor
Assignee: GlobalFoundries Inc
•
Filing: 1996-03-05
•
Granted: 1997-11-18
•
Expires: 2016-03-05
Abstract
Abstract A vertical double-gate field effect transistor includes a source layer, an epitaxial channel layer and a drain layer arranged in a stack on a bulk or SOI substrate. The gate oxide is thermally grown on the sides of the stack using differential oxidation rates to minimize input capacitance problems. The gate wraps around one end of the stack, while contacts are formed on a second end. An etch-stop layer embedded in the second end of the stack enables contact to be made directly to the channel layer.
Inventors
- 👤 Jack Oon Chu
- 👤 Louis Lu-Chen Hsu
- 👤 Jack Allan Mandelman
- 👤 Yuan-Chen Sun
- 👤 Yuan Taur
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 03:17
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/025; H10D30/60; H10D30/63; H10D30/67; H10D30/6704; H10D30/6708; H10D30/6728; H10D30/674
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
150 words
A vertical double-gate field effect transistor comprising: a substrate; a source layer disposed on the substrate, the source layer having a first peripheral edge; a channel layer disposed on the source layer, the channel layer having a thickness approximately defining a channel length of the transistor, the channel layer further having a second peripheral edge; a drain layer disposed on the channel layer, the drain layer having a third peripheral edge; a top dielectric layer disposed on the drain layer, having a fourth peripheral edge substantially coincident the first, second and third peripheral edges; a vertical gate dielectric layer surrounding a portion of the source, channel and drain layers and in contact with the portion of the source, channel and drain layers at the respective first, second and third peripheral edges; and a conductive gate surrounding and in contact with the vertical gate dielectric layer and the top dielectric layer.
Claim 2
Dependent Claim
150 words
A vertical double-gate field effect transistor comprising: a substrate; a source layer disposed on the substrate, the source layer having a first peripheral edge; a channel layer disposed on the source layer, the channel layer having a thickness approximately defining a channel length of the transistor, the channel layer further having a second peripheral edge; a drain layer disposed on the channel layer, the drain layer having a third peripheral edge; a top dielectric layer disposed on the drain layer, having a fourth peripheral edge substantially coincident the first, second and third peripheral edges; a vertical gate dielectric layer surrounding a portion of the source, channel and drain layers and in contact with the portion of the source, channel and drain layers at the respective first, second and third peripheral edges; and a conductive gate surrounding and in contact with the vertical gate dielectric layer and the top dielectric layer.
Claim 3
Dependent Claim
36 words
The structure as recited in claim 1 wherein the source, channel and drain layers are characterized by a common length and a common width and wherein the common length is substantially larger than the common width.
Claim 4
Dependent Claim
13 words
The structure as recited in claim 1 wherein the gate dielectric comprises oxide.
Claim 5
Dependent Claim
30 words
The structure as recited in claim 1 wherein the gate dielectric has associated with it a substantially lower capacitance adjacent the source and drain layers than at the channel layer.
Claim 6
Dependent Claim
25 words
The structure as recited in claim 1 wherein the gate dielectric is substantially thicker adjacent the source and drain layers than at the channel layer.
Claim 7
Dependent Claim
20 words
The structure as recited in claim 1 wherein the conductive gate is selected from the group comprising polysilicon and tungsten.
Claim 8
Dependent Claim
42 words
The structure as recited in claim 1 further comprising: a gate contact connected to the conductive gate; a body contact connected to the channel layer; a source contact connected to the source layer; and a drain contact connected to the drain layer.
Claim 9
Dependent Claim
57 words
The structure as recited in claim 7 wherein the body contact, source contact and drain contact are formed on a first end of the transistor and wherein a second end of the transistor corresponding to the portion of the source layer, channel layer and drain layers in contact with the conductive gate comprises a plurality of fingers.
Claim 10
Dependent Claim
15 words
The structure as recited in claim 7 wherein the transistor operates in a fully-depleted mode.
References Cited (Backward Citations)
US4620207A
Cited
US4916499A
Cited
US4851889A
Cited
US4859623A
Cited
US5136350A
Cited
US5296403A
Cited
US5367189A
Cited
US5140388A
Cited
US5283456A
Cited
US5340759A
Cited
US5391895A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-11-17 | 2001-05-19 | 2001-11-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-11-17 | 2005-05-19 | 2005-11-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-11-17 | 2009-05-19 | 2009-11-18 | $7700.00 | Window Closed / Lapsed |