Abstract A junction field effect transistor having a source region, a gate region and a drain region, which are laminated to form a laminated layer, and a channel region formed on one side surface across the laminated layer, and also having a cavity which separates high impurity concentration regions of the source, gate and drain regions is disclosed. A method for manufacturing the above junction field effect transistor is also disclosed which has the steps of laminating semiconductor layers which become a source region, a gate region and a drain region, respectively, removing portions of the semiconductor layers other than portions which become an active region portion, and forming a channel region on one side surface across the laminated layers of the source region, gate region and drain region by the epitaxial growth method, and also forming cavities.
A junction field effect transistor comprising; a source region comprising a semiconductor layer, a gate region comprising a semiconductor layer, and a drain region comprising a semiconductor layer, said source, gate and drain regions formed in overlapping parallel layers with said gate region between said source and drain regions, to make up a laminated structure, said laminated structure having a side surface transverse to said layers, and a channel region formed by said side surface across said laminated structure, said channel region juxtaposed with the edge of said gate region.
Claim 2
Dependent Claim
90 words
A junction field effect transistor comprising; a source region comprising a semiconductor layer, a gate region comprising a semiconductor layer, and a drain region comprising a semiconductor layer, said source, gate and drain regions formed in overlapping parallel layers with said gate region between said source and drain regions, to make up a laminated structure, said laminated structure having a side surface transverse to said layers, and a channel region formed by said side surface across said laminated structure, said channel region juxtaposed with the edge of said gate region.
Claim 3
Dependent Claim
40 words
A junction field effect transistor according to claim 1, in which said source, gate and drain regions comprise regions of impurity concentrations, and further comprising a cavity which separates the impurity concentration regions of said source, gate and drain regions.