Patent US6010921A successfully refreshed from Google Patents.
US6010921A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating a field-effect transistor utilizing an SOI substrate
Assignee: Sharp Corp
•
Filing: 1998-04-20
•
Granted: 2000-01-04
•
Expires: 2018-04-20
Abstract
Abstract To form a recess defining a channel region in a SOI layer, a LOCOS oxide film is formed on a surface of the SO layer and then removed. Then, side walls of CVD oxide is formed on side surfaces defining an opening of a LOCOS oxide restraining film. Then, a gate oxide film is formed on an exposed surface of the SOI layer inside the opening. Then, CVD polycrystalline silicon is formed on the whole wafer surface, and then etched back to form a gate electrode of polycrystalline silicon inside the opening. At this time, a top surface of the gate electrode is at a level lower than a top surface of the restraining film. Next, the restraining film and the side walls are removed and ion implantation into the SOI layer is performed using the gate electrode as a mask to thereby form a source and a drain region. Then, side walls are formed on side surfaces of the gate electrode, and a silicide film is formed on the gate electrode and the source and drain regions.
Inventors
- 👤 Yoshihiro Soutome
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:37
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6757; H10D30/01; H10D30/021; H10D30/0212; H10D30/031; H10D30/0321; H10D30/0323; H10D30/6704; H10D30/6713; H10D30/6715
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
229 words
A method of fabricating a field-effect transistor, comprising: forming a LOCOS oxide restraining film on an SOI layer which is formed on a substrate of a wafer with interposition of a first insulating film between said substrate and said SOI layer; forming an opening in said restraining film in a region corresponding to a channel region; thermally oxidizing said SOI layer using said restraining film having the opening as a mask to form a LOCOS oxide film, and then removing said LOCOS oxide film to thereby provide the SOI layer with a recess defining the channel region; depositing a second insulating film on an entire surface of the wafer and then anisotropically etching said second insulating film to thereby form first side walls on side surfaces defining said opening of said restraining film; exposing a top surface of said SOI layer inside said opening to form a gate insulating film on that top surface, and then forming a polycrystalline silicon film serving as a gate electrode inside said opening, wherein a top surface of said polycrystalline silicon film is at a level not higher than that of a top surface of said restraining film; and removing said restraining film and said first side walls, and then, implanting ions into said SOI layer using said gate electrode as a mask to thereby form a source region and a drain region.
Claim 2
Independent Claim
229 words
A method of fabricating a field-effect transistor, comprising: forming a LOCOS oxide restraining film on an SOI layer which is formed on a substrate of a wafer with interposition of a first insulating film between said substrate and said SOI layer; forming an opening in said restraining film in a region corresponding to a channel region; thermally oxidizing said SOI layer using said restraining film having the opening as a mask to form a LOCOS oxide film, and then removing said LOCOS oxide film to thereby provide the SOI layer with a recess defining the channel region; depositing a second insulating film on an entire surface of the wafer and then anisotropically etching said second insulating film to thereby form first side walls on side surfaces defining said opening of said restraining film; exposing a top surface of said SOI layer inside said opening to form a gate insulating film on that top surface, and then forming a polycrystalline silicon film serving as a gate electrode inside said opening, wherein a top surface of said polycrystalline silicon film is at a level not higher than that of a top surface of said restraining film; and removing said restraining film and said first side walls, and then, implanting ions into said SOI layer using said gate electrode as a mask to thereby form a source region and a drain region.
Claim 3
Dependent Claim
77 words
The method as claimed in claim 1, further comprising: depositing a third insulating film on an entire surface of the wafer, and anisotropically etching said third insulating film to form second side walls on side surfaces of said gate electrode; and forming a high-melting-point metal on an entire surface of the wafer, and thermally treating said high-melting-point metal so as to form a high-melting-point metal silicide film on said gate electrode and said source and drain regions.
Claim 4
Dependent Claim
35 words
The method as claimed in claim 1, wherein the thermal oxidization of said SOI layer to form the LOCOS oxide film and removal of said LOCOS oxide film is performed in a plurality of stages.
Claim 5
Dependent Claim
30 words
The method as claimed in claim 1, wherein said LOCOS oxidation restraining film consists of a silicon oxide film and a silicon nitride film which are formed in that order.
Claim 6
Dependent Claim
28 words
The method as claimed in claim 1, wherein said exposed top surface of said SOI layer on which said gate insulating film is formed is a flat surface.
Claim 7
Independent Claim
292 words
A method of fabricating a field-effect transistor, comprising: forming a LOCOS oxide restraining film on an SOI layer which is formed on a substrate of a wafer with interposition of a first insulating film between said substrate and said SOI layer; forming an opening in said restraining film in a region corresponding to a channel region; thermally oxidizing said SOI layer using said restraining film having the opening as a mask to form a LOCOS oxide film, and then removing said LOCOS oxide film to thereby provide the SOI layer with a recess defining the channel region; depositing a second insulating film on an entire surface of the wafer and then anisotropically etching said second insulating film to thereby form first side walls on side surfaces defining said opening of said restraining film; exposing a top surface of said SOI layer inside said opening to form a gate insulating film on that top surface, and then forming a polycrystalline silicon film serving as a gate electrode inside said opening, wherein a top surface of said polycrystalline silicon film is at a level not higher than that of a top surface of said restraining film; removing said restraining film and said first side walls, and then, implanting ions into said SOI layer using said gate electrode as a mask to thereby form a low-concentration source region and a low-concentration drain region; depositing a third insulating film on an entire surface of the wafer, and anisotropically etching said third insulating film to form second side walls on side surfaces of said gate electrode; and implanting ions into said SOI layer using said gate electrode and said second side walls as a mask to thereby form a high-concentration source region and a high-concentration drain region.
Claim 8
Independent Claim
292 words
A method of fabricating a field-effect transistor, comprising: forming a LOCOS oxide restraining film on an SOI layer which is formed on a substrate of a wafer with interposition of a first insulating film between said substrate and said SOI layer; forming an opening in said restraining film in a region corresponding to a channel region; thermally oxidizing said SOI layer using said restraining film having the opening as a mask to form a LOCOS oxide film, and then removing said LOCOS oxide film to thereby provide the SOI layer with a recess defining the channel region; depositing a second insulating film on an entire surface of the wafer and then anisotropically etching said second insulating film to thereby form first side walls on side surfaces defining said opening of said restraining film; exposing a top surface of said SOI layer inside said opening to form a gate insulating film on that top surface, and then forming a polycrystalline silicon film serving as a gate electrode inside said opening, wherein a top surface of said polycrystalline silicon film is at a level not higher than that of a top surface of said restraining film; removing said restraining film and said first side walls, and then, implanting ions into said SOI layer using said gate electrode as a mask to thereby form a low-concentration source region and a low-concentration drain region; depositing a third insulating film on an entire surface of the wafer, and anisotropically etching said third insulating film to form second side walls on side surfaces of said gate electrode; and implanting ions into said SOI layer using said gate electrode and said second side walls as a mask to thereby form a high-concentration source region and a high-concentration drain region.
Claim 9
Dependent Claim
46 words
The method as claimed in claim 6, further comprising: forming a high-melting-point metal on an entire surface of the wafer, and thermally treating said high-melting-point metal so as to form a high-melting-point metal silicide film on said gate electrode and said high-concentration source and drain regions.
Claim 10
Dependent Claim
35 words
The method as claimed in claim 6, wherein the thermal oxidization of said SOI layer to form the LOCOS oxide film and removal of said LOCOS oxide film is performed in a plurality of stages.
Claim 11
Dependent Claim
30 words
The method as claimed in claim 6, wherein said LOCOS oxidation restraining film consists of a silicon oxide film and a silicon nitride film which are formed in that order.
Claim 12
Dependent Claim
28 words
The method as claimed in claim 6, wherein said exposed top surface of said SOI layer on which said gate insulating film is formed is a flat surface.
References Cited (Backward Citations)
EP0377084A1
Cited
EP0635880A1
Cited
US5439836A
Cited
US5567966A
Cited
JPH0883913A
Cited
US5736435A
Cited
US5719081A
Cited
US5869359A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-01-03 | 2003-07-05 | 2004-01-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-01-03 | 2007-07-05 | 2008-01-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-01-03 | 2011-07-05 | 2012-01-04 | $7700.00 | Window Closed / Lapsed |