US5862148A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microcontroller with improved debug capability for internal memory
Assignee: GlobalFoundries Inc
•
Filing: 1997-02-11
•
Granted: 1999-01-19
•
Expires: 2017-02-11
Abstract
Abstract A microcontroller integrates an internal memory accessible by the cores included thereon. Logic within the microcontroller compares memory addresses generated by the cores to values in a configuration register specifying a memory address range in which the internal memory resides. The logic generates a chip select signal to the internal memory if the memory address generated resides within the specified address range to enable accesses by the cores to the internal memory. The integrated circuit may be configured in a debug mode wherein the chip select signal is inhibited to the internal memory, however the chip select signal is provided external to the integrated circuit on a pin. The chip select signal may then be used to select an external memory which serves to overlay the internal memory address range. Thus the debug mode allows instruction code and data to reside in the external memory rather than the internal memory while in the debug mode. This facilitates debugging of the code since the contents of the external memory may be examined, for example by an in-circuit emulator, in a less intrusive manner than the contents of the internal memory may be examined. The debug mode may be enabled by asserting a signal upon a predefined pin at the conclusion of reset of the microcontroller. By providing the predefined pin for placing the microcontroller into the debug mode, the microcontroller may be placed into the debug mode for debug purposes without changing the instruction code being executed thereon. Furthermore, the in-circuit emulator need not have knowledge of the internal memory address range.
Inventors
- 👤 Melanie D. Typaldos
- 👤 Eric G. Chambers
- 👤 Wade L. Williams
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 15:32
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3648; G06F11/3656
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
101 words
A microcontroller, comprising: a chip select unit configured to decode an address forwarded to the chip select unit and generate a chip select signal forwarded internal to and external from the microcontroller; an internal memory responsive to the chip select signal forwarded internal to the microcontroller, wherein the internal memory and the chip select unit are arranged upon a monolithic substrate which embodies said microcontroller; and a pin extending from the microcontroller which, when coupled to a pre-defined logic value, deactivates the chip select signal forwarded internal to the microcontroller while retaining the chip select signal forwarded external from the microcontroller.
Claim 2
Dependent Claim
101 words
A microcontroller, comprising: a chip select unit configured to decode an address forwarded to the chip select unit and generate a chip select signal forwarded internal to and external from the microcontroller; an internal memory responsive to the chip select signal forwarded internal to the microcontroller, wherein the internal memory and the chip select unit are arranged upon a monolithic substrate which embodies said microcontroller; and a pin extending from the microcontroller which, when coupled to a pre-defined logic value, deactivates the chip select signal forwarded internal to the microcontroller while retaining the chip select signal forwarded external from the microcontroller.
Claim 3
Dependent Claim
20 words
The microcontroller as recited in claim 1, wherein the chip select signal is deactivated during a reset of said microcontroller.
Claim 4
Dependent Claim
20 words
The microcontroller as recited in claim 1, wherein the pin samples the pre-defined logic value during a predetermined time period.
Claim 5
Dependent Claim
23 words
The microcontroller as recited in claim 3, wherein the predetermined time period occurs during deassertion of a reset signal forwarded to said microcontroller.
Claim 6
Dependent Claim
25 words
The microcontroller as recited in claim 1, further comprising another pin extending from the microcontroller for carrying the chip select signal external to said microcontroller.
Claim 7
Dependent Claim
33 words
The microcontroller as recited in claim 1, further configured to provide a memory address on an address bus extending from said microcontroller concurrent with said chip select signal forwarded external from the microcontroller.
Claim 8
Dependent Claim
32 words
The microcontroller as recited in claim 6, further comprising a programmable configuration register arranged upon the monolithic substrate for specifying an address range of said memory address corresponding to said internal memory.
Claim 9
Dependent Claim
67 words
The microcontroller as recited in claim 1, further comprising: an address bus coupled to the internal memory for accessing the internal memory during times when the chip select signal forwarded internal to the microcontroller is active; and an external memory coupled to the address bus for accessing the external memory during times when the chip select signal forwarded external from the microcontroller is either active or inactive.
Claim 10
Dependent Claim
23 words
The microcontroller as recited in claim 8, wherein the external memory and the internal memory are accessed within the same memory address space.
Claim 11
Dependent Claim
155 words
A computer system, comprising an external memory arranged on a monolithic substrate separate from an integrated circuit, wherein said integrated circuit comprises: a core configured to generate a memory address within a memory address space; an internal memory coupled to said core for storing data for use by said core, wherein said internal memory and said external memory reside within a common address range of said address space; chip select logic coupled to said core and said internal memory for asserting a chip select signal to said internal memory and said external memory in response to said memory address if said memory address is within said common address range; and a pin coupled to the chip select logic and extending from the integrated circuit, wherein the pin is adapted for connection to a signal forwarded to the integrated circuit and, responsive to said signal, for inhibiting the chip select signal to only said internal memory.
Claim 12
Dependent Claim
155 words
A computer system, comprising an external memory arranged on a monolithic substrate separate from an integrated circuit, wherein said integrated circuit comprises: a core configured to generate a memory address within a memory address space; an internal memory coupled to said core for storing data for use by said core, wherein said internal memory and said external memory reside within a common address range of said address space; chip select logic coupled to said core and said internal memory for asserting a chip select signal to said internal memory and said external memory in response to said memory address if said memory address is within said common address range; and a pin coupled to the chip select logic and extending from the integrated circuit, wherein the pin is adapted for connection to a signal forwarded to the integrated circuit and, responsive to said signal, for inhibiting the chip select signal to only said internal memory.
Claim 13
Dependent Claim
41 words
The computer system as recited in claim 10, wherein said pin is configured to sample the signal during a predetermined time period and inhibit said chip select signal to said internal memory if said sampled signal is a predetermined signal value.
Claim 14
Dependent Claim
36 words
The computer system as recited in claim 10, wherein said integrated circuit further comprises another pin coupled to said logic and extending from the integrated circuit for providing said chip select signal to the external memory.
Claim 15
Dependent Claim
34 words
The computer system as recited in claim 10, wherein said integrated circuit is further configured to provide said memory address on an address bus to said external memory concurrent with said chip select signal.
Claim 16
Dependent Claim
27 words
The computer system as recited in claim 10, wherein said integrated circuit further comprises a programmable configuration register for specifying said address range of said internal memory.
Claim 17
Dependent Claim
16 words
The system as recited in claim 10, wherein said external memory is embodied within an in-circuit-emulator.
Claim 18
Independent Claim
91 words
A method for operating an integrated circuit, comprising: generating a memory address within a memory address space; determining if said memory address is within an address range of said address space in which an internal memory resides; asserting a chip select signal if said memory address is within said address range; determining if said integrated circuit is configured in a mode; and inhibiting said chip select signal to the internal memory and providing said chip select signal external to said integrated circuit if said integrated circuit is configured in said mode.
Claim 19
Independent Claim
91 words
A method for operating an integrated circuit, comprising: generating a memory address within a memory address space; determining if said memory address is within an address range of said address space in which an internal memory resides; asserting a chip select signal if said memory address is within said address range; determining if said integrated circuit is configured in a mode; and inhibiting said chip select signal to the internal memory and providing said chip select signal external to said integrated circuit if said integrated circuit is configured in said mode.
Claim 20
Dependent Claim
48 words
The method as recited in claim 16, further comprising sampling a signal on a pin of said integrated circuit during a predetermined time period and placing said integrated circuit in said mode prior to said generating said memory address if said sampled signal is a predetermined signal value.
Claim 21
Dependent Claim
24 words
The method as recited in claim 17, wherein said predetermined time period is during deassertion of a reset signal received by said integrated circuit.
Claim 22
Dependent Claim
47 words
The method as recited in claim 16, further comprising determining if said integrated circuit is configured in a second mode prior to said generating said memory address and providing said chip select signal to said internal memory if said integrated circuit is configured in said second mode.
Claim 23
Dependent Claim
30 words
The method as recited in claim 16, further comprising providing said memory address on an address bus external to said integrated circuit concurrent with said providing said chip select signal.
Claim 24
Dependent Claim
22 words
The method as recited in claim 16, further comprising programming a configuration register to specify said address range of said internal memory.
References Cited (Backward Citations)
US4349870A
Cited
US4969087A
Cited
EP0436211A2
Cited
EP0453268A2
Cited
US5371869A
Cited
US5504903A
Cited
US5680581A
Cited
US5657442A
Cited
US5685005A
Cited
US5612974A
Cited
US5652903A
Cited
US5548794A
Cited
EP0718763A1
Cited
US5623687A
Cited
US5652844A
Cited
US5704034A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-18 | 2002-07-20 | 2003-01-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-18 | 2006-07-20 | 2007-01-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-18 | 2010-07-20 | 2011-01-19 | $7700.00 | Window Closed / Lapsed |