US5838692A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System and method for extracting realtime debug signals from an integrated circuit
Assignee: Hewlett Packard Enterprise Development LP
•
Filing: 1996-11-14
•
Granted: 1998-11-17
•
Expires: 2016-11-14
Abstract
Abstract A system and method for extracting custom debug signals from an integrated circuit chip. The custom debug signals, which are normally extracted via bonded custom debug pads during the testing of the chip, are made available in production chips, where the custom debug pads are not bonded and therefore unavailable, via the external I/O bus of the integrated circuit. In a preferred embodiment, the integrated circuit operates normally to drive standard debug data from internal nodes of the integrated circuit onto the I/O bus during idles cycles in the normal operation of the integrated circuit. Selection means may be set to drive the custom debug signals onto the I/O bus during idle cycles of normal integrated circuit operation rather than the standard debug data.
Inventors
- 👤 Paul G. Tobin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 04:02
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/267; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31712; G01R31/3177
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
178 words
A method for extracting custom debug signals coupled to custom debug pads of an integrated circuit via an external I/O bus of said integrated circuit, said integrated circuit operable to drive standard debug data from internal nodes of said integrated circuit onto said I/O bus when said I/O bus is in an idle state during normal operation of said integrated circuit said method comprising the steps of: (a) obtaining said standard debug data from internal nodes of said integrated circuit and said custom debug data from said custom debug pads in realtime during said normal operation of said integrated circuit; (b) determining when said I/O bus is idle during said normal operation of said integrated circuit; (c) selecting said custom debug data for output onto said I/O bus; (d) driving said selected custom debug data onto said I/O bus when said I/O bus is idle during normal operation of said integrated circuit; and (e) indicating via at least one external debug control pin of said integrated circuit that said custom debug data is present on said I/O bus.
Claim 2
Independent Claim
178 words
A method for extracting custom debug signals coupled to custom debug pads of an integrated circuit via an external I/O bus of said integrated circuit, said integrated circuit operable to drive standard debug data from internal nodes of said integrated circuit onto said I/O bus when said I/O bus is in an idle state during normal operation of said integrated circuit said method comprising the steps of: (a) obtaining said standard debug data from internal nodes of said integrated circuit and said custom debug data from said custom debug pads in realtime during said normal operation of said integrated circuit; (b) determining when said I/O bus is idle during said normal operation of said integrated circuit; (c) selecting said custom debug data for output onto said I/O bus; (d) driving said selected custom debug data onto said I/O bus when said I/O bus is idle during normal operation of said integrated circuit; and (e) indicating via at least one external debug control pin of said integrated circuit that said custom debug data is present on said I/O bus.
Claim 3
Dependent Claim
41 words
The method of claim 1, wherein said determining step comprises: (i) arbitrating for use of said I/O bus from an I/O bus control logic block; and (ii) receiving permission to use said I/O bus from said I/O bus control logic block.
Claim 4
Dependent Claim
25 words
The method of claim 1, wherein said selecting step comprises: (i) storing said custom debug data present on said custom debug pads into a latch.
Claim 5
Dependent Claim
21 words
The method of claim 3, wherein said driving step comprises: (i) driving said stored custom debug data onto said I/O bus.
Claim 6
Dependent Claim
43 words
The method of claim 1, said determining step comprising: (f) monitoring said at least one external debug control pin to determine when said custom debug data is present on said I/O bus; and (g) reading said custom debug data from said I/O bus.
Claim 7
Dependent Claim
171 words
An integrated circuit, comprising: an external I/O bus; a set of custom debug pads; a set of standard debug nodes; a debug control logic block coupled to said set of standard debug nodes and to said set of custom debug pads, said debug control logic block comprising: selection means for selecting one of standard debug data and custom debug data, said standard debug data being present on said set of standard debug nodes and said custom debug data being present on said custom debug pads, I/O bus control means for determining when said I/O bus is idle during normal operation of said integrated circuit, and output control means for driving said debug data onto said I/O bus when said I/O bus is idle and for generating a debug signal; and at least one external debug control pin on which said debug signal is produced when said output control means drives said debug data onto said I/O bus, said debug signal indicating that said debug data is present on said I/O bus.
Claim 8
Dependent Claim
171 words
An integrated circuit, comprising: an external I/O bus; a set of custom debug pads; a set of standard debug nodes; a debug control logic block coupled to said set of standard debug nodes and to said set of custom debug pads, said debug control logic block comprising: selection means for selecting one of standard debug data and custom debug data, said standard debug data being present on said set of standard debug nodes and said custom debug data being present on said custom debug pads, I/O bus control means for determining when said I/O bus is idle during normal operation of said integrated circuit, and output control means for driving said debug data onto said I/O bus when said I/O bus is idle and for generating a debug signal; and at least one external debug control pin on which said debug signal is produced when said output control means drives said debug data onto said I/O bus, said debug signal indicating that said debug data is present on said I/O bus.
Claim 9
Dependent Claim
62 words
The integrated circuit of claim 6, wherein: said I/O bus control means determines that said I/O bus is idle by sending a debug I/O bus request to said I/O bus control block during normal operation of said integrated circuit and receiving a debug I/O bus status signal from said I/O bus control block indicating that said I/O bus is not in use.
Claim 10
Dependent Claim
50 words
The integrated circuit of claim 7, wherein: said selection means is responsive to a debug select command to select one or the other of said standard debug data and said custom debug data, said debug select command received on said I/O bus during said normal operation of said integrated circuit.
Claim 11
Dependent Claim
48 words
The integrated circuit of claim 7, comprising: at least one debug select control pin for receiving a debug select control signal, said selection means being responsive to said debug select control signal to select one or the other of said standard debug data and said custom debug data.
Claim 12
Dependent Claim
41 words
The integrated circuit of claim 6, wherein: said debug control logic block drives said selected debug data onto said I/O bus in synchronization with a debug clock signal, said debug clock signal having a frequency identical to a main system clock.
Claim 13
Dependent Claim
20 words
The integrated circuit of claim 10, wherein: said debug clock signal has a phase inverse to said main system clock.
Claim 14
Independent Claim
154 words
A method for extracting debug data in realtime from an integrated circuit, said integrated circuit comprising an external I/O bus, a set of custom debug pads, a set of standard debug nodes internal to said integrated circuit, said debug data comprising custom debug data present on said custom debug pads and standard debug data present on said standard debug nodes, comprising: capturing said debug data in realtime during normal operation of said integrated circuit; determining when said external I/O bus is idle during said normal operation of said integrated circuit; selecting one or the other of said standard debug data and said custom debug data to be driven onto said I/O bus without interrupting said normal operation when said I/O bus is determined to be idle; and driving said selected debug data onto said I/O bus when the I/O bus is determined to be idle without interrupting said normal operation of said integrated circuit.
Claim 15
Independent Claim
154 words
A method for extracting debug data in realtime from an integrated circuit, said integrated circuit comprising an external I/O bus, a set of custom debug pads, a set of standard debug nodes internal to said integrated circuit, said debug data comprising custom debug data present on said custom debug pads and standard debug data present on said standard debug nodes, comprising: capturing said debug data in realtime during normal operation of said integrated circuit; determining when said external I/O bus is idle during said normal operation of said integrated circuit; selecting one or the other of said standard debug data and said custom debug data to be driven onto said I/O bus without interrupting said normal operation when said I/O bus is determined to be idle; and driving said selected debug data onto said I/O bus when the I/O bus is determined to be idle without interrupting said normal operation of said integrated circuit.
Claim 16
Dependent Claim
25 words
The method of claim 12, comprising: receiving said selected debug data from said I/O bus; extracting a program trace from said received selected debug data.
References Cited (Backward Citations)
US4910417A
Cited
US5317711A
Cited
US5418452A
Cited
US5590354A
Cited
US5642487A
Cited
US5525971A
Cited
US5473754A
Cited
US5488688A
Cited
US5657283A
Cited
US5574894A
Cited
US5548794A
Cited
US5652870A
Cited
US5675749A
Cited
US5544311A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-16 | 2002-05-18 | 2002-11-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-16 | 2006-05-18 | 2006-11-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-16 | 2010-05-18 | 2010-11-17 | $7700.00 | Window Closed / Lapsed |