US5838178A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase-locked loop and resulting frequency multiplier
Assignee: Bull SAS
•
Filing: 1997-08-29
•
Granted: 1998-11-17
•
Expires: 2017-08-29
Abstract
Abstract The frequency multiplier 10 is embodied by a phase-locked loop including a phase comparator 11 for commanding a plurality of delay elements 130 to 137 that furnish successive phase-shifted signals CL0-CL7 to a logical adder 16 made up of EXCLUSIVE OR gates.
Inventors
- 👤 Roland Marbot
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 13:04
CPC Classifications
H; H03; H03B; H03B19/00; H03B19/06; H03B19/14; H03K; H03K5/00; H03K5/00006; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814; H03L7/0816; H03L7/085; H03L7/089; H03L7/16
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
233 words
A frequency multiplier system comprising equally phase-shifted input signals of an identical frequency and a tree of gates each of the Exclusive-OR type and each having two inputs and one output, said tree having at least three levels of gates including an input level of gates for receiving said phase shifted input signals on respective inputs thereof, an intermediate level of gates for receiving first output signals of the input level of gates on respective inputs thereof, which first output signals are a frequency multiple of said identical frequency of said phase shifted input signals, and providing second output signals which are a frequency multiple of the first output signals, and an output level of one gate receiving the second output signals of said intermediate level of gates and providing a third output signal which constitutes the output of said frequency multiplier system and which is a frequency multiple of said second output signals, two of said outputs of said gates of said input level of gates, being connected to the inputs of one of said gates in the intermediate level, said outputs of said intermediate level of gates being connected to the inputs of said output level gate, and each of said phase shifted input signals to said input level of gates flowing through an equal number of said gates at each level to provide said output signal of said frequency multiplier.
Claim 2
Dependent Claim
233 words
A frequency multiplier system comprising equally phase-shifted input signals of an identical frequency and a tree of gates each of the Exclusive-OR type and each having two inputs and one output, said tree having at least three levels of gates including an input level of gates for receiving said phase shifted input signals on respective inputs thereof, an intermediate level of gates for receiving first output signals of the input level of gates on respective inputs thereof, which first output signals are a frequency multiple of said identical frequency of said phase shifted input signals, and providing second output signals which are a frequency multiple of the first output signals, and an output level of one gate receiving the second output signals of said intermediate level of gates and providing a third output signal which constitutes the output of said frequency multiplier system and which is a frequency multiple of said second output signals, two of said outputs of said gates of said input level of gates, being connected to the inputs of one of said gates in the intermediate level, said outputs of said intermediate level of gates being connected to the inputs of said output level gate, and each of said phase shifted input signals to said input level of gates flowing through an equal number of said gates at each level to provide said output signal of said frequency multiplier.
Claim 3
Dependent Claim
21 words
The system of claim 1, wherein the delays of said phase shifted input signals share a period of said identical frequency.
Claim 4
Dependent Claim
29 words
The system of claim 1, wherein the first output signals of the input level of gates are twice the frequency of the phase shifted input signals of identical frequency.
Claim 5
Dependent Claim
31 words
The system of claim 3, wherein the second output signals of the intermediate level of gates are twice the frequency of the first output signals of the input level of gates.
Claim 6
Dependent Claim
29 words
The system of claim 4, wherein the third output signal has a frequency which is twice the frequency of the second output signals at the intermediate level of gates.
Claim 7
Dependent Claim
39 words
A frequency multiplier system as set forth in claim 1, wherein each input level gate receives on its inputs a first signal and a second signal, the second signal being delayed from the first signal by a predetermined increment.
Claim 8
Dependent Claim
153 words
A frequency multiplier system comprising a tree of gates each of Exclusive-OR type and having two inputs and one output, said gates being arranged in at least three levels including an input level, an intermediate level and an output level, said gates of said input level receiving input signals on respective inputs thereof, said input signals having a period corresponding to a predetermined frequency and being successively delayed therebetween to share said period, said gates of said intermediate level receiving first output signals from said input level gates on respective inputs therefore, said first output signals being of a frequency which is a multiple of said input signals and said output level gate having its inputs connected to receive second output signals from said intermediate level gates generating a third output signal which is the output of said frequency multiplier system having a frequency multiple of said predetermined frequency of said input signals.
Claim 9
Dependent Claim
153 words
A frequency multiplier system comprising a tree of gates each of Exclusive-OR type and having two inputs and one output, said gates being arranged in at least three levels including an input level, an intermediate level and an output level, said gates of said input level receiving input signals on respective inputs thereof, said input signals having a period corresponding to a predetermined frequency and being successively delayed therebetween to share said period, said gates of said intermediate level receiving first output signals from said input level gates on respective inputs therefore, said first output signals being of a frequency which is a multiple of said input signals and said output level gate having its inputs connected to receive second output signals from said intermediate level gates generating a third output signal which is the output of said frequency multiplier system having a frequency multiple of said predetermined frequency of said input signals.
Claim 10
Independent Claim
28 words
The system of claims 7, wherein each of said input signals flowing through an equal number of said gates to provide said output signal of said frequency multiplier.
Claim 11
Dependent Claim
27 words
The system of claim 7, wherein the first output signals of the input level of gates are twice the frequency of the input signals of identical frequency.
Claim 12
Dependent Claim
32 words
The system of claim 9, wherein the second output signals of the intermediate level of gates are twice the frequency of the first output signals of the first input level of gates.
Claim 13
Dependent Claim
29 words
The system of claim 10, wherein the third output signal has a frequency which is twice the frequency of the second output signals at the intermediate level of gates.
Claim 14
Dependent Claim
27 words
The system of claim 11, wherein the first output signals of the input level of gates are twice the frequency of the input signals of identical frequency.
Claim 15
Dependent Claim
39 words
A frequency multiplier system as set forth in claim 7, wherein each input level gate receives at its inputs a first signal and a second signal, the second signal being delayed from the first signal by a predetermined increment.
References Cited (Backward Citations)
DE1221671B
Cited
US3587043A
Cited
US3992612A
Cited
US3993957A
Cited
EP0102598A1
Cited
EP0081750A1
Cited
GB2143407A
Cited
EP0168330A1
Cited
JPS62175011A
Cited
EP0220802A2
Cited
US4715050A
Cited
US4795985A
Cited
EP0260632A1
Cited
US4922141A
Cited
EP0274606A2
Cited
WO1988005236A1
Cited
JPS63258112A
Cited
EP0292943A2
Cited
US4873491A
Cited
JPH01152815A
Cited
US4912433A
Cited
EP0346896A2
Cited
JPH01319321A
Cited
US5043596A
Cited
EP0363513A1
Cited
US5087829A
Cited
US5120989A
Cited
US5079519A
Cited
US5204552A
Cited
US5321734A
Cited
US5216301A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-16 | 2002-05-18 | 2002-11-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-16 | 2006-05-18 | 2006-11-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-16 | 2010-05-18 | 2010-11-17 | $7700.00 | Window Closed / Lapsed |