Patent US5807786A successfully refreshed from Google Patents.
US5807786A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a barrier layer to protect programmable antifuse structure from damage during fabrication sequence
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1997-07-30
•
Granted: 1998-09-15
•
Expires: 2017-07-30
Abstract
Abstract A method for forming an antifuse interconnect structure, for a one-time fusible link, to be used with field-programmable gate arrays, has been developed. The process features the use of an amorphous silicon layer, used as the antifuse layer, with the amorphous silicon layer protected by a thin barrier layer, during the patterning procedure. The protected antifuse layer results in a reproducible thickness, and thus reproducible pulsing voltages, needed for rupturing of the antifuse layer. Planarization of an underlying metal plug, via an insulator refill procedure, offers a smooth surface for the overlying antifuse layer.
Inventors
- 👤 Tzong-Sheng Chang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:26
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/065; H10W20/40; H10W20/49; H10W20/491
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
109 words
A method of forming an antifuse based interconnect structure, comprising the steps of: providing active elements in a semiconductor substrate; forming a first interconnect structure, contacting said active elements, in said semiconductor substrate; depositing an insulator layer, on said first interconnect structure; forming a via hole in said insulator layer, exposing top surface of said first interconnect structure; forming sidewall spacers, on the inside surfaces of said via hole, and forming a metal plug in said via hole; insulator filling of recesses, in said metal plug, and in said sidewall spacers; forming an antifuse layer, contacting said metal plug; and forming a second interconnect structure, contacting said antifuse layer.
Claim 2
Independent Claim
109 words
A method of forming an antifuse based interconnect structure, comprising the steps of: providing active elements in a semiconductor substrate; forming a first interconnect structure, contacting said active elements, in said semiconductor substrate; depositing an insulator layer, on said first interconnect structure; forming a via hole in said insulator layer, exposing top surface of said first interconnect structure; forming sidewall spacers, on the inside surfaces of said via hole, and forming a metal plug in said via hole; insulator filling of recesses, in said metal plug, and in said sidewall spacers; forming an antifuse layer, contacting said metal plug; and forming a second interconnect structure, contacting said antifuse layer.
Claim 3
Dependent Claim
22 words
The method of claim 1, wherein said active elements in said semiconductor substrate, are MOSFET devices, configured in a gate array pattern.
Claim 4
Dependent Claim
56 words
The method of claim 1, wherein said first interconnect structure is formed from an underlying aluminum based layer, containing between about 0 to 3% copper, and between about 0 to 1% silicon, at a thickness between about 3000 to 5000 Angstroms, and an overlying titanium nitride layer, at a thickness between about 1200 to 1600 Angstroms.
Claim 5
Dependent Claim
26 words
The method of claim 1, wherein said first interconnect structure can be formed from a material selected from the group of tungsten, titanium-tungsten, or tungsten silicide.
Claim 6
Dependent Claim
45 words
The method of claim 1, wherein said insulator layer is silicon oxide, deposited using PECVD procedures, at a thickness between about 2.2 to 2.6 uM, and planarized using CMP procedures, to create a final thickness, for said insulator layer, between about 1.2 to 1.6 uM.
Claim 7
Dependent Claim
37 words
The method of claim 1, wherein said via hole, in said insulator layer, is formed via anisotropic RIE, using CHF 3 as an etchant, with said via hole having a diameter between about 0.4 to 0.6 uM.
Claim 8
Dependent Claim
52 words
The method of claim 1, wherein said sidewall spacers, in via hole, are formed from a titanium nitride layer, deposited to a thickness between about 800 to 1200 Angstroms, and said metal plug is formed from a tungsten layer, obtained via LPCVD deposition at a thickness between about 4000 to 6000 Angstroms.
Claim 9
Dependent Claim
45 words
The method of claim 1, wherein said metal plug, in said via hole, and said sidewall spacers, are formed by anisotropic RIE etch back procedures, using either CF 4 --O 2 , NF 3 --0 2 , or SF 6 --0 2 as an etchant.
Claim 10
Dependent Claim
42 words
The method of claim 1, wherein recesses, in said metal plug, and in said sidewall spacers, are repaired by filling with a silicon oxide layer, via PECVD procedures, to a thickness between about 800 to 1200 Angstroms, followed by a CMP procedure.
Claim 11
Dependent Claim
58 words
The method of claim 1, wherein said antifuse layer, is a composite layer, comprised of an underlying amorphous silicon layer, deposited using PECVD procedures, at a temperature between about 350° to 450° C., to a thickness between about 800 to 1200 Angstroms, and an overlying layer of titanium nitride, at a thickness between about 200 to 300 Angstroms.
Claim 12
Dependent Claim
37 words
The method of claim 1, wherein said antifuse layer can be selected from a group of materials that include titanium oxide, oxidized nitride, (ON), or oxidized nitride-oxide, (ONO), all protected with an overlying layer of titanium nitride.
Claim 13
Dependent Claim
23 words
The method of claim 1, wherein said antifuse layer is patterned using photolithographic and anisotropic RIE procedures, using Cl 2 as an etchant.
Claim 14
Dependent Claim
24 words
The method of claim 1, wherein said second interconnect structure is formed from an aluminum based layer, containing copper, silicon, titanium nitride, or titanium-tungsten.
Claim 15
Independent Claim
240 words
A method for forming an antifuse based interconnect structure, with the antifuse layer shape formed from a titanium nitride layer, overlying an amorphous silicon layer, comprising the steps of: providing active elements in a semiconductor substrate; forming a first interconnect structure contacting said active elements, in said semiconductor substrate; depositing a first insulator layer; planarizing said first insulator layer; opening a via hole in said first insulator layer, exposing top surface of said first interconnect structure; depositing a first titanium nitride layer, coating the sides of said via hole; depositing a tungsten layer, completely filling said via hole; removing said first titanium nitride layer, and said tungsten layer, from top surface of said first insulator layer, forming titanium nitride spacers, on sides of said via hole, and forming a tungsten plug, in said via hole, while also recessing said titanium nitride spacers, on the sides of said via hole; depositing a second insulator layer, filling recesses in said titanium nitride spacers; removing said second insulator layer from all regions, except from recesses in said titanium nitride spacers, creating insulator spacer fills; depositing an amorphous silicon layer; depositing a second titanium nitride layer, on said amorphous silicon layer; patterning of said second titanium nitride layer, and of said amorphous silicon layer, to form said antifuse layer shape, comprised of said second titanium nitride layer, overlying said amorphous silicon layer; and forming a second interconnect structure, contacting underlying, said antifuse layer shape.
Claim 16
Independent Claim
240 words
A method for forming an antifuse based interconnect structure, with the antifuse layer shape formed from a titanium nitride layer, overlying an amorphous silicon layer, comprising the steps of: providing active elements in a semiconductor substrate; forming a first interconnect structure contacting said active elements, in said semiconductor substrate; depositing a first insulator layer; planarizing said first insulator layer; opening a via hole in said first insulator layer, exposing top surface of said first interconnect structure; depositing a first titanium nitride layer, coating the sides of said via hole; depositing a tungsten layer, completely filling said via hole; removing said first titanium nitride layer, and said tungsten layer, from top surface of said first insulator layer, forming titanium nitride spacers, on sides of said via hole, and forming a tungsten plug, in said via hole, while also recessing said titanium nitride spacers, on the sides of said via hole; depositing a second insulator layer, filling recesses in said titanium nitride spacers; removing said second insulator layer from all regions, except from recesses in said titanium nitride spacers, creating insulator spacer fills; depositing an amorphous silicon layer; depositing a second titanium nitride layer, on said amorphous silicon layer; patterning of said second titanium nitride layer, and of said amorphous silicon layer, to form said antifuse layer shape, comprised of said second titanium nitride layer, overlying said amorphous silicon layer; and forming a second interconnect structure, contacting underlying, said antifuse layer shape.
Claim 17
Dependent Claim
22 words
The method of claim 14, wherein said active elements in said semiconductor substrate are MOSFET devices, configured in a gate array pattern.
Claim 18
Dependent Claim
56 words
The method of claim 14, wherein said first interconnect structure is formed from an underlying aluminum based layer, containing between about 0 to 3% copper, and between about 0 to 1% silicon, at a thickness between about 3000 to 5000 Angstroms, and an overlying titanium nitride layer, at a thickness between about 1200 to 1600 Angstroms.
Claim 19
Dependent Claim
26 words
The method of claim 14, wherein said first insulator layer is silicon oxide, deposited using PECVD procedures, to a thickness between about 2.2 to 2.6 uM.
Claim 20
Dependent Claim
27 words
The method of claim 14, wherein said first insulator layer is planarized using CMP procedures, reducing said first insulator thickness to between about 1.2 to 1.6 uM.
Claim 21
Dependent Claim
26 words
The method of claim 14, wherein said via hole is formed in said first insulator layer, via anisotropic RIE procedures, using CHF 3 as an etchant.
Claim 22
Dependent Claim
25 words
The method of claim 14, wherein said first titanium nitride layer is deposited using r.f. sputtering, to a thickness between about 800 to 1200 Angstroms.
Claim 23
Dependent Claim
23 words
The method of claim 14, wherein said tungsten layer is deposited using LPCVD procedures, at a thickness between about 4000 to 6000 Angstroms.
Claim 24
Dependent Claim
30 words
The method of claim 14, wherein said titanium nitride spacers, and said tungsten plug, are formed in said via hole, via anisotropic RIE procedures, using Cl 2 as an etchant.
Claim 25
Dependent Claim
44 words
The method of claim 14, wherein recesses in said titanium nitride spacers, are filled with said insulator spacer fills, via deposition of said second insulator layer, at a thickness between about 800 to 1200 Angstroms, via PECVD procedures, followed by a planarizing CMP procedure.
Claim 26
Dependent Claim
33 words
The method of claim 14, wherein said amorphous silicon layer is deposited using LPCVD procedures, at a temperature between about 350° to 450° C., to a thickness between about 800 to 1200 Angstroms.
Claim 27
Dependent Claim
25 words
The method of claim 14, wherein said second titanium nitride layer is deposited using r.f. sputtering, to a thickness between about 200 to 300 Angstroms.
Claim 28
Dependent Claim
33 words
The method of claim 14, wherein said antifuse layer shape is formed via anisotropic RIE of said second titanium nitride layer, and of said amorphous silicon layer, using Cl 2 as an etchant.
Claim 29
Dependent Claim
26 words
The method of claim 14, wherein said second interconnect structure is formed from an aluminum based layer, that can contain copper, silicon, titanium nitride, or titanium-tungsten.
References Cited (Backward Citations)
US4751197A
Cited
US5181096A
Cited
US5614756A
Cited
US5508220A
Cited
US5254498A
Cited
US5471154A
Cited
US5387550A
Cited
US5381035A
Cited
US5308795A
Cited
US5387311A
Cited
US5300456A
Cited
US5639684A
Cited
US5496773A
Cited
US5747379A
Cited
US5602053A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-14 | 2002-03-16 | 2002-09-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-14 | 2006-03-16 | 2006-09-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-14 | 2010-03-16 | 2010-09-15 | $7700.00 | Window Closed / Lapsed |