US5496773A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally inner electrically conductive node and an elevationally outer electrically conductive node
Assignee: Micron Technology Inc
•
Filing: 1995-04-28
•
Granted: 1996-03-05
•
Expires: 2015-04-28
Abstract
Abstract A semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally inner conductive node and an elevationally outer conductive node includes, a) providing an inner node location to which electrical connection is to be made; b) providing an electrically insulative layer outwardly over the inner node location; c) patterning and etching a contact opening through the insulative layer to the inner node location; d) substantially filling the contact opening with an electrically conductive material to provide a conductive plug within the contact opening to the inner node location, the conductive plug defining an outermost fang gap between the conductive plug and the electrically insulative layer, the fang gap having a first width; e) widening the fang gap to a second width which is greater than the first width by a timed RF plasma etch of the electrically conductive material; f) providing an outer metal layer over the conductive plug after the widening step, the metal layer at least partially filling the widened fang gap; and g) patterning the metal layer into a conductive line which electrically interconnects with the conductive plug.
Inventors
- 👤 Howard E. Rhodes
- 👤 Timothy P. O'Brien
- 👤 Rod C. Langley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 23:10
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/20; H10P50/26; H10P50/264; H10P50/266; H10P50/267; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/056
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
216 words
A multi-metal layer semiconductor processing method comprising provision and patterning of at least two separate metal layers, the metal layers comprising an inner Metal 1 layer and an outer Metal 2 layer, the method comprising provision of an electrically conductive interconnecting plug between an elevationally inner conductive node location and the Metal 1 layer, the method comprising the following steps: providing an inner node location to which electrical connection is to be made; providing an electrically insulative layer outwardly over the inner node location; patterning and etching a contact opening through the insulative layer to the inner node location; providing a conductive plug within the contact opening to the inner node location, and providing an outermost fang gap between the conductive plug and the electrically insulative layer, the fang gap having a first width; widening the fang gap to a second width which is greater than the first width by a timed RF plasma etch of the electrically conductive material; providing a Metal 1 layer over the conductive plug after the widening step, the Metal 1 layer at least partially filling the widened fang gap; patterning the Metal 1 layer into a conductive line which electrically interconnects with the electrically conductive plug; and providing and patterning a Metal 2 layer outwardly of the Metal 1 layer.
Claim 2
Dependent Claim
216 words
A multi-metal layer semiconductor processing method comprising provision and patterning of at least two separate metal layers, the metal layers comprising an inner Metal 1 layer and an outer Metal 2 layer, the method comprising provision of an electrically conductive interconnecting plug between an elevationally inner conductive node location and the Metal 1 layer, the method comprising the following steps: providing an inner node location to which electrical connection is to be made; providing an electrically insulative layer outwardly over the inner node location; patterning and etching a contact opening through the insulative layer to the inner node location; providing a conductive plug within the contact opening to the inner node location, and providing an outermost fang gap between the conductive plug and the electrically insulative layer, the fang gap having a first width; widening the fang gap to a second width which is greater than the first width by a timed RF plasma etch of the electrically conductive material; providing a Metal 1 layer over the conductive plug after the widening step, the Metal 1 layer at least partially filling the widened fang gap; patterning the Metal 1 layer into a conductive line which electrically interconnects with the electrically conductive plug; and providing and patterning a Metal 2 layer outwardly of the Metal 1 layer.
Claim 3
Dependent Claim
41 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein the widening step comprises etching both the electrically conductive material of the plug and the electrically insulative layer to widen the fang gap.
Claim 4
Dependent Claim
37 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 2 wherein the RF plasma etching is conducted to remove from 100 Angstroms to 1,000 Angstroms of the electrically insulative layer.
Claim 5
Dependent Claim
31 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein the Metal 1 layer is provided to substantially fill the widened fang gap.
Claim 6
Dependent Claim
47 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein the timed RF plasma etch is conducted at a power of from 100 Watts to 2000 Watts and for a time period less than or equal to 60 seconds.
Claim 7
Dependent Claim
36 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein the timed RF plasma etch is conducted at a bias voltage of from -100 Volts to -2000 Volts.
Claim 8
Dependent Claim
27 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein the timed RF plasma etch is conducted with argon.
Claim 9
Dependent Claim
71 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein, the widening step comprises etching both the electrically conductive material of the plug and the electrically insulative layer to widen the fang gap; and the timed RF plasma etch is conducted at a power of from 100 Watts to 2000 Watts and for a time period less than or equal to 60 seconds.
Claim 10
Dependent Claim
60 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein, the widening step comprises etching both the electrically conductive material of the plug and the electrically insulative layer to widen the fang gap; and the timed RF plasma etch is conducted at a bias voltage of from -100 Volts to -2000 Volts.
Claim 11
Dependent Claim
51 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein, the widening step comprises etching both the electrically conductive material of the plug and the electrically insulative layer to widen the fang gap; and the timed RF plasma etch is conducted with argon.
Claim 12
Dependent Claim
23 words
The multi-metal layer semiconductor processing method of providing at least two separate metal layers of claim 1 wherein the conductive material comprises tungsten.
Claim 13
Dependent Claim
170 words
A semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally inner conductive node location and an elevationally outer conductive node, the method comprising the following steps: providing an inner node location to which electrical connection is to be made; providing an electrically insulative layer outwardly over the inner node location; patterning and etching a contact opening through the insulative layer to the inner node location; providing a conductive plug within the contact opening to the inner node location, and providing an outermost fang gap between the conductive plug and the electrically insulative layer, the fang gap having a first width; widening the fang gap to a second width which is greater than the first width by a timed RF plasma etch of the electrically conductive material; providing an outer metal layer over the conductive plug after the widening step, the metal layer at least partially filling the widened fang gap; and patterning the metal layer into a conductive line which electrically interconnects with the conductive plug.
Claim 14
Dependent Claim
170 words
A semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally inner conductive node location and an elevationally outer conductive node, the method comprising the following steps: providing an inner node location to which electrical connection is to be made; providing an electrically insulative layer outwardly over the inner node location; patterning and etching a contact opening through the insulative layer to the inner node location; providing a conductive plug within the contact opening to the inner node location, and providing an outermost fang gap between the conductive plug and the electrically insulative layer, the fang gap having a first width; widening the fang gap to a second width which is greater than the first width by a timed RF plasma etch of the electrically conductive material; providing an outer metal layer over the conductive plug after the widening step, the metal layer at least partially filling the widened fang gap; and patterning the metal layer into a conductive line which electrically interconnects with the conductive plug.
Claim 15
Dependent Claim
37 words
The semiconductor processing method of providing a conductive interconnecting plug of claim 12 wherein the widening step comprises etching both the electrically conductive material of the plug and the electrically insulative layer to widen the fang gap.
Claim 16
Dependent Claim
34 words
The semiconductor processing method of providing at a conductive interconnecting plug of claim 13 wherein the RF plasma etching is conducted to remove from 100 Angstroms to 1,000 Angstroms of the electrically insulative layer.
Claim 17
Dependent Claim
43 words
The semiconductor processing method of providing a conductive interconnecting plug of claim 12 wherein the timed RF plasma etch is conducted at a power of from 100 Watts to 2000 Watts and for a time period less than or equal to 60 seconds.
Claim 18
Dependent Claim
32 words
The semiconductor processing method of providing a conductive interconnecting plug of claim 12 wherein the timed RF plasma etch is conducted at a bias voltage of from -100 Volts to -2000 Volts.
Claim 19
Dependent Claim
23 words
The semiconductor processing method of providing a conductive interconnecting plug of claim 12 wherein the timed RF plasma etch is conducted with argon.
References Cited (Backward Citations)
US5233223A
Cited
US5167760A
Cited
US5231051A
Cited
US5254498A
Cited
US5358621A
Cited
US5387550A
Cited
JPH05226280A
Cited
US5312773A
Cited
US5407861A
Cited
US5326427A
Cited
US5397742A
Cited
US5364817A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-05 | 1999-09-04 | 2000-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-05 | 2003-09-04 | 2004-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-05 | 2007-09-04 | 2008-03-05 | $7700.00 | Window Closed / Lapsed |