US5807783A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Surface mount die by handle replacement
Assignee: Intersil Americas LLC
•
Filing: 1996-10-07
•
Granted: 1998-09-15
•
Expires: 2016-10-07
Abstract
Abstract A bonded wafer has a first handle wafer 12, a device layer 10', an interconnect layer 14, and a number of vias filled with conductive material that extends between the surfaces 6, 8 of the device layer 10'. the interconnect layer 14 has conductors that connect internal device contacts to the conductive vias. A second handle wafer 40 of glass is bonded to the interconnect layer 14 and the first handle wafer is removed. Bottom, external contacts 36 are formed on surface 6 of device layer 10'.
Inventors
- 👤 Stephen Joseph Gaul
- 👤 Jose Avelino Delgado
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 19:15
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/20; H10D; H10D86/00; H10D86/01; H10D86/201; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10W20/01; H10W20/021; H10W20/023; H10W20/0245; H10W20/211; H10W20/218; H10P72/00; H10P72/70; H10P72/74; H10P72/7426; H10P72/743; H10P72/7432; H10P90/1914; H10W10/041; H10W10/40; H10W72/00; H10W72/01; H10W72/013; H10W72/01331; H10W72/071; H10W72/072; H10W72/07251; H10W72/20; Y; Y10; Y10S; Y10S438/00; Y10S438/928; Y10S438/977
Claims Analysis
Total Claims: 32
Claim 1
Independent Claim
217 words
A method for fabricating a plurality of integrated circuits, each integrated circuit comprising one or more semiconductor devices comprising the steps of: bonding a device wafer to a first handle wafer; forming an etch stop layer between a first handle wafer and a device layer of semiconductor material; thinning the device wafer to form a device layer; forming integrated circuits, each circuit comprising one or more semiconductor devices, in an exposed first surface of the device layer; forming insulated trenches between adjacent integrated circuits to isolate each integrated circuit from other integrated circuits, each device having one or more internal device contacts; forming a device interconnect layer over the device layer for interconnecting the internal device contacts of each integrated circuit; forming vias between the interconnect layer and the etch stop layer; forming an insulating layer on the walls of the vias; filling the vias with conductive material; bonding a second handle wafer to the exposed surface of the device layer; removing the first handle wafer and exposing at least portions of a second surface of the device layer, said second surface opposite the first surface of the device layer; and forming surface contact regions on the second surface of the device layer for connecting the one or more of the internal device contacts to external circuits.
Claim 2
Independent Claim
217 words
A method for fabricating a plurality of integrated circuits, each integrated circuit comprising one or more semiconductor devices comprising the steps of: bonding a device wafer to a first handle wafer; forming an etch stop layer between a first handle wafer and a device layer of semiconductor material; thinning the device wafer to form a device layer; forming integrated circuits, each circuit comprising one or more semiconductor devices, in an exposed first surface of the device layer; forming insulated trenches between adjacent integrated circuits to isolate each integrated circuit from other integrated circuits, each device having one or more internal device contacts; forming a device interconnect layer over the device layer for interconnecting the internal device contacts of each integrated circuit; forming vias between the interconnect layer and the etch stop layer; forming an insulating layer on the walls of the vias; filling the vias with conductive material; bonding a second handle wafer to the exposed surface of the device layer; removing the first handle wafer and exposing at least portions of a second surface of the device layer, said second surface opposite the first surface of the device layer; and forming surface contact regions on the second surface of the device layer for connecting the one or more of the internal device contacts to external circuits.
Claim 3
Dependent Claim
18 words
The method of claim 1 wherein the exposed portions of the second surface correspond to the filled vias.
Claim 4
Dependent Claim
23 words
The method of claim 1 wherein the exposed portions of the second substrate correspond to terminals of devices formed in the device layer.
Claim 5
Dependent Claim
28 words
The method of claim 1 wherein selected exposed portions of the second surface of the device layer are doped to form terminals of devices in the device layer.
Claim 6
Dependent Claim
36 words
The method of claim 4 wherein at least one selected exposed portion of the second surface of the device layer is doped to form a drain terminal of a field effect transistor in the device layer.
Claim 7
Dependent Claim
30 words
The method of claim 4 wherein at least one selected portion of the second surface of the device layer is doped to form a collector terminal of a bipolar transistor.
Claim 8
Dependent Claim
27 words
The method of claim 4 further comprising the step of forming a back gate on at least one portion of the second surface of the device layer.
Claim 9
Dependent Claim
30 words
The method of claim 1 wherein the second handle wafer comprises a material having a thermal coefficient of expansion compatible with the thermal coefficient of expansion of the device layer.
Claim 10
Dependent Claim
18 words
The method of claim 8 wherein the device layer and the second handle wafer are the same material.
Claim 11
Dependent Claim
15 words
The method of claim 9 wherein the device and the second handle wafer are silicon.
Claim 12
Dependent Claim
18 words
The method of claim 8 wherein the device layer comprises silicon and the second handle wafer comprises glass.
Claim 13
Dependent Claim
12 words
The method of claim 11 wherein the glass comprises an aluminum-silicon glass.
Claim 14
Dependent Claim
14 words
The method of claim 8 wherein the second handle wafer comprises a plastic encapsulant.
Claim 15
Dependent Claim
32 words
The method of claim 1 wherein the integrated circuits comprise field effect transistors having source and drain diffusions that extend from the first surface of the device layer to its second surface.
Claim 16
Dependent Claim
52 words
The method of claim 1 wherein the integrated circuits comprise vertical field effect transistors wherein the source diffusions are in the first surface of the device layer, a gate extends into the device layer between adjoining source diffusions and the drain layer is formed in the second surface of the device layer.
Claim 17
Dependent Claim
37 words
The method of claim 1 wherein the integrated circuits comprise bipolar transistors having base and emitter diffusions in the first surface of the device layer and a collector diffusion in the second surface of the device layer.
Claim 18
Dependent Claim
13 words
The method of claim 1 wherein the etch stop layer is a dielectric.
Claim 19
Dependent Claim
22 words
The method of claim 17 wherein the dielectric is one selected from the group consisting of silicon dioxide, silicon nitride and diamond.
Claim 20
Dependent Claim
18 words
The method of claim 1 wherein the etch stop layer is layer of a highly doped impurity ion.
Claim 21
Dependent Claim
21 words
The method of claim 19 wherein the impurity ion is boron and its concentration is about 1-5×10 19 atoms/cm 3 .
Claim 22
Dependent Claim
18 words
The method of claim 1 wherein the vias and the isolation trenches are formed at the same time.
Claim 23
Dependent Claim
22 words
The method of claim 1 wherein the surface contact regions on the second surface of the device layer comprise ball grid arrays.
Claim 24
Dependent Claim
22 words
The method of claim 1 wherein the surface contact regions on the second surface of the device layer comprise a ground plane.
Claim 25
Dependent Claim
23 words
The method of claim 1 further comprising the step of forming a second interconnect layer on the second surface of the device layer.
Claim 26
Dependent Claim
12 words
The method of claim 1 wherein the vias are filled with polysilicon.
Claim 27
Dependent Claim
16 words
The method of claim 25 comprising the further step of siliciding the polysilicon in the vias.
Claim 28
Dependent Claim
12 words
The method of claim 1 wherein the vias are filled with metal.
Claim 29
Dependent Claim
21 words
The method of claim 27 wherein the metal is one selected from the group consisting of aluminum and a refractory metal.
Claim 30
Dependent Claim
29 words
The method of claim 1 comprising the further step of selectively removing material from the second surface of the device layer to expose the conductive material in the vias.
Claim 31
Dependent Claim
21 words
The method of claim 1 comprising the further step of selectively siliciding portions of the second surface of the device layer.
Claim 32
Dependent Claim
51 words
The method of claim 1 comprising the further step of opening vias in the second handle wafer over selected regions on the first surface of the device layer and filling the vias with conductive material for establishing electrical contact to the selected regions on the first surface of the device layer.
References Cited (Backward Citations)
US3911559A
Cited
US4892842A
Cited
US4889832A
Cited
US4982266A
Cited
US5004705A
Cited
US4923825A
Cited
US5091331A
Cited
US5308779A
Cited
US5312765A
Cited
US5387555A
Cited
US5569620A
Cited
US5424245A
Cited
US5569621A
Cited
US5589419A
Cited
US5643821A
Cited
US5618752A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-14 | 2002-03-16 | 2002-09-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-14 | 2006-03-16 | 2006-09-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-14 | 2010-03-16 | 2010-09-15 | $7700.00 | Window Closed / Lapsed |