← Back to Patent Explorer
US4892842A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of treating an integrated circuit

Assignee: Scientific Imaging Technologies Inc
•
Filing: 1987-10-29
•
Granted: 1990-01-09
•
Expires: 2007-10-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit formed in a semiconductor die which has at least two distinct functional regions is treated by mounting the die by way of its front face on a support member, and subsequently removing die material by way of its back face so as to physically separate the functional regions of the die from each other.

Inventors

  • 👤 Brian L. Corrie
  • 👤 Morley M. Blouke
  • 👤 Denis L. Heidtmann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 01:06
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/15; H10F39/153; H10W; H10W10/00; H10W10/01; H10W10/021; H10W10/20; H10W20/00; H10W20/40; Y; Y10; Y10S; Y10S438/00; Y10S438/977

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 84 words
A method of treating an integrated circuit formed in a semiconductor die having a front face and a back face, the die having at least two distinct functional regions that are electrically connected together, comprising the steps of: mounting the die by way of its front face on a support member, and removing material of the die by way of the back face so as to separate the functional regions of the die from each other without disconnecting the functional regions from each other.
Claim 2
Independent Claim 84 words
A method of treating an integrated circuit formed in a semiconductor die having a front face and a back face, the die having at least two distinct functional regions that are electrically connected together, comprising the steps of: mounting the die by way of its front face on a support member, and removing material of the die by way of the back face so as to separate the functional regions of the die from each other without disconnecting the functional regions from each other.
Claim 3
Dependent Claim 26 words
A method according to claim 1, wherein the step of removing material of the die comprises selectively etching the die by way of its back face.
Claim 4
Dependent Claim 58 words
A method according to claim 1, wherein the die has a layer of dielectric material adhered to its front face and the support member is adhered to the layer of dielectric material, and the step of removing material of the die comprises etching the material of the die with an etchant that does not attack the dielectric material.
Claim 5
Independent Claim 190 words
A method of treating an integrated circuit formed in a semiconductor die having a front face and a back face, the die having at least two distinct functional regions that are electrically connected together and a peripheral region that surrounds the functional regions, the die having a layer of dielectric material adhered to its front face, wherein the method comprises the steps of: forming metal bonding portions on the layer of dielectric material, said bonding portions extending at least partially over the peripheral region of the die, adhering a support member to the layer of dielectric material and said bonding portions, selectively etching the die by way of its back face with an etchant that does not attack the dielectric material, so as to separate the functional regions of the die from each other without disconnecting the functional regions electrically from each other, and removing material of the peripheral region of the die so as to expose the portion of the layer of dielectric material over the peripheral region of the die and removing the exposed portion of the layer of dielectric material so as to expose the bonding portions.
Claim 6
Independent Claim 190 words
A method of treating an integrated circuit formed in a semiconductor die having a front face and a back face, the die having at least two distinct functional regions that are electrically connected together and a peripheral region that surrounds the functional regions, the die having a layer of dielectric material adhered to its front face, wherein the method comprises the steps of: forming metal bonding portions on the layer of dielectric material, said bonding portions extending at least partially over the peripheral region of the die, adhering a support member to the layer of dielectric material and said bonding portions, selectively etching the die by way of its back face with an etchant that does not attack the dielectric material, so as to separate the functional regions of the die from each other without disconnecting the functional regions electrically from each other, and removing material of the peripheral region of the die so as to expose the portion of the layer of dielectric material over the peripheral region of the die and removing the exposed portion of the layer of dielectric material so as to expose the bonding portions.
Claim 7
Dependent Claim 41 words
A method according to claim 1, wherein the step of removing material of the die results in formation of a trench between the functional regions of the die, and the method further comprises placing optically opaque dielectric material in the trench.
Claim 8
Independent Claim 146 words
A method of treating an integrated circuit formed in a semiconductor die having a front face and a back face, at least two distinct functional regions, a peripheral region surrounding the functional regions, and a layer of dielectric material adhered to its front face, said method comprising the steps of: forming metal bonding portions on the layer of dielectric material, said bonding portions extending at least partially over the peripheral region of the die, mounting the die by way of its front face on a support member that adheres to the layer of dielectric material and the bonding portions, removing material of the die by way of the back face so as to separate the functional regions of the die from each other and expose the layer of dielectric material over the peripheral region, and removing exposed dielectric material so as to expose the bonding portions.
Claim 9
Independent Claim 146 words
A method of treating an integrated circuit formed in a semiconductor die having a front face and a back face, at least two distinct functional regions, a peripheral region surrounding the functional regions, and a layer of dielectric material adhered to its front face, said method comprising the steps of: forming metal bonding portions on the layer of dielectric material, said bonding portions extending at least partially over the peripheral region of the die, mounting the die by way of its front face on a support member that adheres to the layer of dielectric material and the bonding portions, removing material of the die by way of the back face so as to separate the functional regions of the die from each other and expose the layer of dielectric material over the peripheral region, and removing exposed dielectric material so as to expose the bonding portions.
Claim 10
Dependent Claim 20 words
A method according to claim 6, wherein the step of removing material of the die comprises selectively etching the die.
Claim 11
Dependent Claim 32 words
A method according to claim 7, wherein the step of removing material of the die comprises etching the material of the die with an etchant that does not attack the dielectric material.
Claim 12
Dependent Claim 41 words
A method according to claim 6, wherein the step of removing material of the die results in formation of a trench between the functional regions of the die, and the method further comprises placing optically opaque dielectric material in the trench.
Claim 13
Independent Claim 259 words
A method of treating an integrated circuit formed in a semiconductor die having a front face and a back face and having a layer of dielectric material adhered to its front face, the die having at least two distinct functional regions in which circuits for performing different functions are formed, the two distinct regions of the die being spaced apart from one another and being electrically interconnected by at least one strip of conductive material on the layer of dielectric material, and the die also having a peripheral region that surrounds the functional regions, the method comprising the steps of: (a) forming at least one metal bonding portion on the layer of dielectric material, said bonding portion being connected to one of the functional regions and extending over the peripheral region of the die, (b) adhering the layer of dielectric material to a support member, whereby the die is mounted on the support member, (c) etching the die by way of the back face so as to separate the functional regions of the die from each other, using an etchant that does not attack the dielectric material, whereby the dielectric material masks the strip of conductive material from the etchant and the functional regions remain electrically interconnected, (d) removing material of the peripheral region of the die by way of the back face, so as to expose the portion of the layer of dielectric material over the peripheral region of the die, and (e) removing the dielectric material exposed in step (d) so as to expose the bonding portion.
Claim 14
Independent Claim 259 words
A method of treating an integrated circuit formed in a semiconductor die having a front face and a back face and having a layer of dielectric material adhered to its front face, the die having at least two distinct functional regions in which circuits for performing different functions are formed, the two distinct regions of the die being spaced apart from one another and being electrically interconnected by at least one strip of conductive material on the layer of dielectric material, and the die also having a peripheral region that surrounds the functional regions, the method comprising the steps of: (a) forming at least one metal bonding portion on the layer of dielectric material, said bonding portion being connected to one of the functional regions and extending over the peripheral region of the die, (b) adhering the layer of dielectric material to a support member, whereby the die is mounted on the support member, (c) etching the die by way of the back face so as to separate the functional regions of the die from each other, using an etchant that does not attack the dielectric material, whereby the dielectric material masks the strip of conductive material from the etchant and the functional regions remain electrically interconnected, (d) removing material of the peripheral region of the die by way of the back face, so as to expose the portion of the layer of dielectric material over the peripheral region of the die, and (e) removing the dielectric material exposed in step (d) so as to expose the bonding portion.
Claim 15
Dependent Claim 35 words
A method according to claim 10, wherein step (c) results in formation of a trench between the functional regions of the die, and the method further comprises: (f) placing optically opaque material in the trench.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-01-08 1993-07-10 1994-01-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-01-08 1997-07-10 1998-01-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-01-08 2001-07-10 2002-01-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag