← Back to Patent Explorer
US5569620A Expired / Lapsed US ⏱️ 0.0 years remaining

Bonded wafer processing with metal silicidation

Assignee: Intersil Corp
•
Filing: 1994-12-08
•
Granted: 1996-10-29
•
Expires: 2014-12-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Low temperature silicon-on-insulator wafer bonding using a silicide bond formation reaction. Dielectric isolation with silicon dioxide, diamond, silicon-nitride, and so forth yields buried resistors under trench isolated silicon islands. Buried dielectrics can be thermally susceptible films like diamond due to the low temperature of the bonding silicidation reaction. Bonding silicides also provide thermal dissipating layer between a buried diamond layer and a handle wafer for good overall thermal conductivity. Bonding silicides also act as diffusion barriers.

Inventors

  • 👤 Jack H. Linn
  • 👤 Robert K. Lowry
  • 👤 George V. Rouse
  • 👤 James F. Buller

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 14:07
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10P90/1914; H10W10/011; H10W10/014; H10W10/041; H10W10/17; H10W10/40; Y; Y10; Y10S; Y10S148/00; Y10S148/012; Y10S148/147

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 122 words
A method of fabrication of integrated circuits, comprising the steps of: (a) providing a device wafer with a surface silicon layer covering a dielectric layer and a handle wafer with a surface silicon layer; (b) depositing a refractory metal layer on one of said silicon surface layers and joining the device wafer surface silicon layer to the handle wafer surface silicon layer with the refractory metal layer therebetween; (c) heating said wafers wherein said waters bond together through formation of silicide-silicon bonds to both surface silicon layers; (d) thinning said device wafer; (e) forming trenches in said device wafer and extending through said device wafer to said dielectrically-coated layer; (f) forming devices in the portions of said device wafer among said trenches.
Claim 2
Independent Claim 122 words
A method of fabrication of integrated circuits, comprising the steps of: (a) providing a device wafer with a surface silicon layer covering a dielectric layer and a handle wafer with a surface silicon layer; (b) depositing a refractory metal layer on one of said silicon surface layers and joining the device wafer surface silicon layer to the handle wafer surface silicon layer with the refractory metal layer therebetween; (c) heating said wafers wherein said waters bond together through formation of silicide-silicon bonds to both surface silicon layers; (d) thinning said device wafer; (e) forming trenches in said device wafer and extending through said device wafer to said dielectrically-coated layer; (f) forming devices in the portions of said device wafer among said trenches.
Claim 3
Dependent Claim 29 words
The method of claim 1, wherein: (a) said trenches extend through said silicide and thereby form isolated silicide areas under said portions of said device wafer among said trenches.
Claim 4
Dependent Claim 43 words
The method of claim 1, wherein: (a) said device wafer and said handle water are silicon; (b) said dielectrically-coated layer of said device wafer is a diamond-coated layer; (c) said device surface silicon layer comprises polysilicon and the refractory metal layer comprises platinum.
Claim 5
Dependent Claim 31 words
The method of claim 1 wherein said dielectric layer is disposed between the silicide bond and the devices and said silicide prevents contaminants from entering said dielectric layer and said devices.
Claim 6
Dependent Claim 16 words
The method of claim 1 wherein the device surface silicon layer is a continuous, unbroken layer.
Claim 7
Independent Claim 76 words
A method of wafer bonding to a produce silicon-on-insulator structure; comprising the steps of: (a) providing a device wafer and a handle wafer wherein said device wafer includes a silicon layer over a diamond layer; (b) joining the silicon layer covering the diamond layer of said device wafer to a surface of said handle water with silicide precursors therebetween; and (c) heating said wafers wherein said wafers bond together through silicide-silicon bond formation on both wafers.
Claim 8
Independent Claim 76 words
A method of wafer bonding to a produce silicon-on-insulator structure; comprising the steps of: (a) providing a device wafer and a handle wafer wherein said device wafer includes a silicon layer over a diamond layer; (b) joining the silicon layer covering the diamond layer of said device wafer to a surface of said handle water with silicide precursors therebetween; and (c) heating said wafers wherein said wafers bond together through silicide-silicon bond formation on both wafers.
Claim 9
Dependent Claim 31 words
The method of claim 6, wherein: (a) said precursors include a layer of refractory metal on said silicon layer covering the diamond layer and a silicon surface on the handle wafer.
Claim 10
Dependent Claim 10 words
The method of claim 7, wherein said metal is platinum.
Claim 11
Dependent Claim 23 words
The method of claim 7, wherein said metal is selected from the group consisting of cobalt, nickel, tungsten, titanium, tantalum, and combinations thereof.
Claim 12
Dependent Claim 16 words
The method of claim 6, wherein said handle wafer has a dielectric layer at said surface.
Claim 13
Dependent Claim 18 words
The method of claim 6, further comprising the step of providing a liquid oxidizer between the joined surfaces.
Claim 14
Dependent Claim 31 words
The method of claim 6 wherein said dielectric layer is disposed between the silicide bond and the devices and said silicide prevents contaminants from entering said dielectric layer and said devices.
Claim 15
Dependent Claim 17 words
The method of claim 6 wherein the silicon layer covering the diamond layer is continuous and unbroken.

References Cited (Backward Citations)

JPS62122148A Cited
US4826787A Cited
US4980306A Cited
JPH02148821A Cited
JPH02206118A Cited
US5169472A Cited
US5102821A Cited
US5098861A Cited
US5387555A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-10-29 2000-04-29 2000-10-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-10-29 2004-04-29 2004-10-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-10-29 2008-04-29 2008-10-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag