Patent US5712819A successfully refreshed from Google Patents.
US5712819A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Flash EEPROM system with storage of sector characteristic information within the sector
Assignee: SanDisk Technologies LLC
•
Filing: 1996-05-22
•
Granted: 1998-01-27
•
Expires: 2016-05-22
Abstract
Abstract A memory system made up of electrically programmable read only memory (EPROM) or flash electrically erasable and programmable read only memory (EEPROM) cells. An intelligent programming technique allows each memory cell to store more than the usual one bit of information. More than one bit is stored in a cell by establishing more than two distinct threshold states into which the cell is programmed. A series of pulses of increasing voltage is applied to each addressed memory cell during its programming, the state of the cell being read in between pulses. The pulses are terminated upon the addressed cell reaching its desired state or a preset maximum number of pulses has been reached. An intelligent erase algorithm prolongs the useful life of the memory cells. A series of pulses is also applied to a block of cells being erased, the state of at least a sample number of cells being read in between pulses. The erasing process is stopped when the cells being read are determined to have reached a fully erased state or one of a number of other conditions has occurred. Individual records of the number of erase cycles experienced by blocks of flash EEPROM cells are kept, preferable as part of the blocks themselves, in order to maintain an endurance history of the cells within the blocks. Use of these various features provides a memory having a very high storage density and a long life, making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems.
Inventors
- 👤 Eliyahou Harari
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 12:18
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/10; G; G11; G11C; G11C11/00; G11C11/56; G11C11/5621; G11C11/5628; G11C11/5635; G11C11/5642; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0425; G11C16/06; G11C16/34; G11C16/349; G11C16/3495; G11C29/00; G11C29/70; G11C29/76; G11C29/765; G11C29/78; G11C29/80; G11C29/816; G11C29/82; H10B69/00; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/685; H10D64/00; H10D64/01; H10D64/031; H10D64/035; G11C2211/00; G11C2211/56; G11C2211/561; G11C2211/5613; G11C2211/563; G11C2211/5631; G11C2211/5634; G11C2211/564; G11C2211/5644
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
194 words
In an array of a plurality of electrically erasable and programmable read only memory (EEPROM) cells that individually include a field effect transistor having a threshold voltage that is alterable by controlling a level of charge on a floating gate thereof and which has an erase electrode, wherein: the memory array is operated with the cells thereof being partitioned into individual distinct blocks of cells to be simultaneously erasable upon an erase voltage being applied to the erase electrodes thereof, a characteristic of the individual blocks is stored within the respective individual block of cells, a selected block of cells is erased by a method that comprises: reading the characteristic of the selected block from the selected block itself, temporarily storing outside of the selected block the characteristic read from the selected block, thereafter subjecting the selected block to an erase cycle by simultaneously applying an erase voltage to the erase electrodes of the memory cells therein, terminating the erase cycle, and after termination of the erase cycle, writing the characteristic back into the selected block, and after termination of the erase cycle, data is programmed into the erased cells of the selected block.
Claim 2
Dependent Claim
194 words
In an array of a plurality of electrically erasable and programmable read only memory (EEPROM) cells that individually include a field effect transistor having a threshold voltage that is alterable by controlling a level of charge on a floating gate thereof and which has an erase electrode, wherein: the memory array is operated with the cells thereof being partitioned into individual distinct blocks of cells to be simultaneously erasable upon an erase voltage being applied to the erase electrodes thereof, a characteristic of the individual blocks is stored within the respective individual block of cells, a selected block of cells is erased by a method that comprises: reading the characteristic of the selected block from the selected block itself, temporarily storing outside of the selected block the characteristic read from the selected block, thereafter subjecting the selected block to an erase cycle by simultaneously applying an erase voltage to the erase electrodes of the memory cells therein, terminating the erase cycle, and after termination of the erase cycle, writing the characteristic back into the selected block, and after termination of the erase cycle, data is programmed into the erased cells of the selected block.
Claim 3
Dependent Claim
27 words
The method according to claim 1, wherein the block characteristic temporarily stored outside of the selected block is updated before being written back into the selected block.
Claim 4
Dependent Claim
26 words
The method according to claim 2, wherein the characteristic is an indication of the number of times that the selected block has experienced an erase cycle.
Claim 5
Dependent Claim
54 words
The method according to claim 1, wherein, in response to the indication of the number of times the selected block has experienced an erase cycle that is stored in the selected block reaching a predetermined indication, another one of said blocks is substituted to be erased and programmed in place of the selected block.
Claim 6
Independent Claim
46 words
The method according to any one of claims 1-3, wherein at least one of the memory blocks is maintained as a redundant memory block, and, in response to the characteristic of the selected block being a certain value, replacing the selected block with the redundant block.
Claim 7
Independent Claim
62 words
The method according to any one of claims 1-3, wherein the erase cycle includes: terminating the erase cycle, before the cells of the selected block have been successfully erased, when at least one predetermined condition is detected to exist, and thereafter substituting other cells for those cells of the selected block that are not successfully erased when the erase cycle is terminated.
Claim 8
Independent Claim
82 words
The method according to any one of claims 1-3, wherein subjecting the selected block to the erase cycle includes: pulsing the erase electrodes of the cells in said selected block for a predetermined time and with a voltage sufficient to alter the threshold voltages of their respective transistors but insufficient to completely erase the cells being pulsed, thereafter reading the altered threshold voltages of the cells subjected to the pulsing, and repeating a plurality of times said cycle of pulsing and reading.
Claim 9
Dependent Claim
39 words
The method according to claim 7 wherein the cycle of pulsing and reading includes additionally pulsing cells in said selected block with a voltage that is increased an increment above that of the previous occurrence of pulsing and reading.
Claim 10
Dependent Claim
33 words
The method according to claim 7 wherein repeating the cycle of pulsing and reading is terminated after a predetermined number of cycles, even if the cells within the selected block are not erased.
Claim 11
Independent Claim
78 words
The method according to any one of claims 1-3, wherein data is programmed into the selected block by a method including: pulsing the cells in said selected block for a predetermined time and voltage sufficient to alter the threshold voltages of their respective transistors but insufficient to completely program the cells being pulsed, thereafter reading the altered threshold voltages of the cells subjected to the pulsing, and repeating a plurality of times said cycle of pulsing and reading.
Claim 12
Dependent Claim
35 words
The method according to claim 10 wherein repeating the cycle of pulsing and reading is terminated after a predetermined number of cycles, even if the desired cells within the selected block have not been programmed.
Claim 13
Independent Claim
186 words
A method of erasing an array of a plurality of electrically erasable and programmable read only memory (EEPROM) cells that individually include a field effect transistor with a threshold voltage that is alterable by controlling a level of charge on a floating gate thereof and which has an erase electrode, said method comprising: operating the memory array with the cells thereof being partitioned into individual distinct blocks of cells to be simultaneously erasable upon an erase voltage being applied to the erase electrodes thereof, storing within individual ones of the blocks an indication of a characteristic of the block in which the indication is stored, reading from a selected block to be erased the characteristic indication stored therein, temporarily storing outside of the selected block the characteristic indication read from the selected block, thereafter subjecting the selected block to an erase cycle by simultaneously applying an erase voltage to the erase electrodes of the memory cells therein, terminating the erase cycle when the cells within the selected block have been erased, and after termination of the erase cycle, writing the characteristic indication into said selected block.
Claim 14
Independent Claim
186 words
A method of erasing an array of a plurality of electrically erasable and programmable read only memory (EEPROM) cells that individually include a field effect transistor with a threshold voltage that is alterable by controlling a level of charge on a floating gate thereof and which has an erase electrode, said method comprising: operating the memory array with the cells thereof being partitioned into individual distinct blocks of cells to be simultaneously erasable upon an erase voltage being applied to the erase electrodes thereof, storing within individual ones of the blocks an indication of a characteristic of the block in which the indication is stored, reading from a selected block to be erased the characteristic indication stored therein, temporarily storing outside of the selected block the characteristic indication read from the selected block, thereafter subjecting the selected block to an erase cycle by simultaneously applying an erase voltage to the erase electrodes of the memory cells therein, terminating the erase cycle when the cells within the selected block have been erased, and after termination of the erase cycle, writing the characteristic indication into said selected block.
Claim 15
Dependent Claim
35 words
The method according to claim 12, additionally comprising substituting another of said blocks to receive data designated for the selected block when the characteristic indication stored in said selected memory block becomes a predetermined value.
Claim 16
Dependent Claim
44 words
The method according to claim 12, additionally comprising: maintaining at least one of the memory blocks as a redundant memory block, and replacing the selected block with the redundant block when the characteristic indication stored in said selected memory block becomes a predetermined value.
Claim 17
Independent Claim
154 words
A method of erasing an array of a plurality of EEPROM cells that individually include a field effect transistor with a threshold voltage that is alterable by controlling a level of charge on a floating gate thereof, said method comprising: operating the memory array with the cells thereof being partitioned into individual distinct blocks of cells wherein the level of charge of the cells within individual blocks may simultaneously be driven to a common predetermined level, storing within individual ones of the blocks an indication of a characteristic of the block in which the indication is stored, reading from at least a selected one of said blocks the characteristic indication stored therein, thereafter altering the level of charge on the floating gates of the memory cells within the selected block to substantially said predetermined level, and thereafter writing the indication of the characteristic back into said at least a selected one of said blocks.
Claim 18
Independent Claim
154 words
A method of erasing an array of a plurality of EEPROM cells that individually include a field effect transistor with a threshold voltage that is alterable by controlling a level of charge on a floating gate thereof, said method comprising: operating the memory array with the cells thereof being partitioned into individual distinct blocks of cells wherein the level of charge of the cells within individual blocks may simultaneously be driven to a common predetermined level, storing within individual ones of the blocks an indication of a characteristic of the block in which the indication is stored, reading from at least a selected one of said blocks the characteristic indication stored therein, thereafter altering the level of charge on the floating gates of the memory cells within the selected block to substantially said predetermined level, and thereafter writing the indication of the characteristic back into said at least a selected one of said blocks.
Claim 19
Dependent Claim
33 words
The method of claim 15, additionally comprises, in response to the characteristic indication read from the selected block being a predetermined value, substituting another of said blocks in place of the selected block.
Claim 20
Dependent Claim
30 words
The method according to claim 12, wherein the characteristic indication read from the selected block is updated before being written into said selected block after termination of the erase cycle.
Claim 21
Dependent Claim
28 words
The method according to claim 17, wherein said characteristic is an indication of the number of times that said selected block has been subjected to the erase cycle.
Claim 22
Independent Claim
64 words
The method according to any one of claims 12, 17 and 18, wherein subjecting the selected block to an erase cycle includes: pulsing the cells in said selected block sufficient to alter the threshold voltages of their respective transistors but insufficient to erase them, thereafter reading the cells subjected to the pulsing, and repeating a plurality of times said cycle of pulsing and reading.
Claim 23
Independent Claim
53 words
The method according to any one of claims 12, 17 and 18, wherein the method further comprises, prior to terminating the erase cycle, of verifying whether the cells within the selected block have been successfully erased, and then terminating the erase cycle when the cells within the selected block have been successfully erased.
Claim 24
Dependent Claim
27 words
The method according to claim 15, wherein the indication of the characteristic read from said selected block is updated before being written back into said selected block.
Claim 25
Dependent Claim
38 words
The method according to claim 21, wherein said characteristic is an indication of the number of times that the selected block has had the charge on the floating gates of its memory cells altered to said predetermined level.
Claim 26
Independent Claim
89 words
The method according to any one of claims 15, 21 and 22, wherein adjusting the level of charge of the floating gates of the memory cells includes: pulsing the cells in said at least a selected one of said blocks sufficient to alter the threshold voltages of their respective transistors but insufficient to adjust the their levels of charge completely to said predetermined level, thereafter reading the altered threshold voltages of the cells subjected to the pulsing, and repeating a plurality of times said cycle of pulsing and reading.
Claim 27
Dependent Claim
39 words
The method according to claim 23 wherein the cycle of pulsing and reading includes additionally pulsing cells in said selected block with a voltage that is increased an increment above that of the previous occurrence of pulsing and reading.
Claim 28
Independent Claim
38 words
The method according to any one of claims 1-3, 12, 17 and 18, wherein subjecting the selected block to an erase cycle includes reducing the level of charge on the floating gates of cells within the selected block.
Claim 29
Independent Claim
50 words
The method according to any one of claims 1-3, 12, 17 and 18, wherein the memory cells individually include an erase gate as said erase electrode, and wherein subjecting the selected block to an erase cycle includes applying the erase voltage to the erase gates of the memory cells therein.
Claim 30
Independent Claim
55 words
The method according to any one of claims 1-3, wherein the method of erasing the selected block of cells includes, prior to terminating the erase cycle, verifying whether the cells within the selected block have been successfully erased, and then terminating the erase cycle when the cells within the selected block have been successfully erased.
References Cited (Backward Citations)
US4087795A
Cited
US4051354A
Cited
US4093985A
Cited
US4181980A
Cited
JPS54158141A
Cited
US4279024A
Cited
US4287570A
Cited
US4357685A
Cited
US4281398A
Cited
US4448400A
Cited
JPS5860493A
Cited
US4422161A
Cited
US4525839A
Cited
JPS5886777A
Cited
US4493075A
Cited
US4460982A
Cited
JPS58215795A
Cited
JPS58215794A
Cited
JPS5945695A
Cited
US4527251A
Cited
JPS59162695A
Cited
US4617651A
Cited
JPS60212900A
Cited
US4652897A
Cited
JPS6196598A
Cited
US4667217A
Cited
US4733394A
Cited
US4800520A
Cited
US4763305A
Cited
US4887234A
Cited
US4718041A
Cited
US4942556A
Cited
JPS62283496A
Cited
JPS62283497A
Cited
EP0251889A1
Cited
JPS63183700A
Cited
US4949240A
Cited
US5016215A
Cited
US5053990A
Cited
US5043940A
Cited
EP0349775A2
Cited
US5268870A
Cited
US5293560A
Cited
US5568439A
Cited
US5535328A
Cited
US5270979A
Cited
US5369615A
Cited
US5396468A
Cited
US5414664A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-01-26 | 2001-07-28 | 2002-01-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-01-26 | 2005-07-28 | 2006-01-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-01-26 | 2009-07-28 | 2010-01-27 | $7700.00 | Window Closed / Lapsed |