Patent US5696977A successfully refreshed from Google Patents.
US5696977A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power management system for components used in battery powered applications
Assignee: Intel Corp
•
Filing: 1996-03-25
•
Granted: 1997-12-09
•
Expires: 2016-03-25
Abstract
Abstract A control circuit for a computer component circuit which includes oscillator apparatus for providing square wave pulses at a prescribed frequency, gating apparatus for providing the square wave pulses at an output terminal for use as a clock for the component circuit, timing apparatus for sensing a period during which the component circuit has not performed an operation, and apparatus for disabling the gating apparatus for providing the square wave pulses at an output terminal.
Inventors
- 👤 Steven E. Wells
- 👤 Virgil Niles Kynett
- 👤 Terry L. Kendall
- 👤 Richard Garner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 21:16
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3206; G06F1/3215; G06F1/3225; G06F1/04; G06F1/3234; G06F1/325; G06F1/3268; G06F1/3275; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
70 words
An apparatus for use with a computer component circuit, the apparatus comprising: a microprocessor; an oscillator for providing a pattern of signals; a clock signal generator, coupled to the oscillator, for generating clock pulses based on the pattern of signals; and wherein the microprocessor is for running a first process to selectively disable the oscillator and the clock signal generator at the completion of any operation by the component circuit.
Claim 2
Independent Claim
70 words
An apparatus for use with a computer component circuit, the apparatus comprising: a microprocessor; an oscillator for providing a pattern of signals; a clock signal generator, coupled to the oscillator, for generating clock pulses based on the pattern of signals; and wherein the microprocessor is for running a first process to selectively disable the oscillator and the clock signal generator at the completion of any operation by the component circuit.
Claim 3
Dependent Claim
46 words
The apparatus of claim 1, further comprising: a plurality of gates coupled to the oscillator and the clock signal generator; and wherein the microprocessor is for running the first process to selectively disable the oscillator and the clock signal generator by controlling the plurality of gates.
Claim 4
Dependent Claim
37 words
The apparatus of claim 1, wherein the microprocessor is also for running a second process to enable the oscillator and the clock signal generator in response to any command to the component circuit from a host computer.
Claim 5
Dependent Claim
53 words
A computer subsystem comprising: a microprocessor for managing the subsystem; an oscillator for generating a pattern of signals; a clock generator for providing clock signals based on the pattern of signals; and a series of gates for selectively disabling the oscillator and the clock generator upon completion of any operation by the subsystem.
Claim 6
Dependent Claim
53 words
A computer subsystem comprising: a microprocessor for managing the subsystem; an oscillator for generating a pattern of signals; a clock generator for providing clock signals based on the pattern of signals; and a series of gates for selectively disabling the oscillator and the clock generator upon completion of any operation by the subsystem.
Claim 7
Dependent Claim
34 words
The computer subsystem of claim 4, wherein the series of gates is also for enabling the oscillator and the clock signal generator in response to any command to the subsystem from a host computer.
Claim 8
Dependent Claim
109 words
A computer system comprising: a central processing unit; a main memory; a bus coupled to the central processing unit and the main memory; and a subsystem coupled ot the bus, the subsystem comprising, a control circuit that includes a microprocessor for managing the subsystem, an oscillator for generating a pattern of signals, a clock generator for providing clock signals based on the pattern of signals, and a series of gates for selectively disabling the oscillator and the clock generator upon completion of any operation by the subsystem, and for enabling the oscillator and the clock generator in response to any command to the subsystem from the central processing unit.
Claim 9
Dependent Claim
109 words
A computer system comprising: a central processing unit; a main memory; a bus coupled to the central processing unit and the main memory; and a subsystem coupled ot the bus, the subsystem comprising, a control circuit that includes a microprocessor for managing the subsystem, an oscillator for generating a pattern of signals, a clock generator for providing clock signals based on the pattern of signals, and a series of gates for selectively disabling the oscillator and the clock generator upon completion of any operation by the subsystem, and for enabling the oscillator and the clock generator in response to any command to the subsystem from the central processing unit.
Claim 10
Independent Claim
76 words
A method for controlling the use of power in a computer subsystem, the computer subsystem including a microprocessor for managing the subsystem, an oscillator for generating a pattern of signals, and a clock generator for providing clock signals based on the pattern of signals, the method comprising the step of: selectively disabling the oscillator and the clock generator in response to commands from the microprocessor after the termination of any operation received from a host computer.
Claim 11
Independent Claim
76 words
A method for controlling the use of power in a computer subsystem, the computer subsystem including a microprocessor for managing the subsystem, an oscillator for generating a pattern of signals, and a clock generator for providing clock signals based on the pattern of signals, the method comprising the step of: selectively disabling the oscillator and the clock generator in response to commands from the microprocessor after the termination of any operation received from a host computer.
Claim 12
Independent Claim
58 words
An apparatus for use with a computer component circuit, the apparatus comprising: a means for providing a repeating pattern of signals; a means for generating clock pulses based on the repeating pattern of signals; and means for selectively disabling the means for providing and the means for generating at the completion of any operation by the component circuit.
Claim 13
Independent Claim
58 words
An apparatus for use with a computer component circuit, the apparatus comprising: a means for providing a repeating pattern of signals; a means for generating clock pulses based on the repeating pattern of signals; and means for selectively disabling the means for providing and the means for generating at the completion of any operation by the component circuit.
Claim 14
Dependent Claim
32 words
The apparatus of claim 8, further comprising means for enabling the means for providing and the means for generating in response to any command to the component circuit from a host computer.
References Cited (Backward Citations)
US4758945A
Cited
US4615005A
Cited
US4545030A
Cited
US4644494A
Cited
US4896262A
Cited
US4642759A
Cited
EP0175458A2
Cited
US4958315A
Cited
US4851987A
Cited
US4853560B1
Cited
US4853560A
Cited
US4916662A
Cited
US5261082A
Cited
US4912346A
Cited
US5070474A
Cited
US4980836A
Cited
US5008566A
Cited
US5012425A
Cited
EP0392895B1
Cited
US5131089A
Cited
US5077737A
Cited
US5167024A
Cited
US5200959A
Cited
US5172342A
Cited
US5184031A
Cited
US5193198A
Cited
US5148380A
Cited
GB2251323A
Cited
GB2251324A
Cited
US5239652A
Cited
US5291542A
Cited
US5189647A
Cited
US5369771A
Cited
CA2088442A1
Cited
US5452401A
Cited
US5267218A
Cited
US5452434A
Cited
US5560002A
Cited
US5392437A
Cited
US5603036A
Cited
US5546568A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-08 | 2001-06-09 | 2001-12-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-08 | 2005-06-09 | 2005-12-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-08 | 2009-06-09 | 2009-12-09 | $7700.00 | Window Closed / Lapsed |