US5603036A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power management system for components used in battery powered applications
Assignee: Intel Corp
•
Filing: 1993-02-19
•
Granted: 1997-02-11
•
Expires: 2013-02-19
Abstract
Abstract A control circuit for a computer component circuit which includes oscillator apparatus for providing square wave pulses at a prescribed frequency, gating apparatus for providing the square wave pulses at an output terminal for use as a clock for the component circuit, timing apparatus for sensing a period during which the component circuit has not performed an operation, and apparatus for disabling the gating apparatus for providing the square wave pulses at an output terminal.
Inventors
- 👤 Steven E. Wells
- 👤 Virgil N. Kynett
- 👤 Terry L. Kendall
- 👤 Richard Garner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 21:04
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3206; G06F1/3215; G06F1/3225; G06F1/04; G06F1/3234; G06F1/325; G06F1/3268; G06F1/3275; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
141 words
A control circuit for a computer component circuit, the control circuit comprising: a microprocessor; a series of gates controlled by the microprocessor; an oscillator for providing square wave pulses at a prescribed frequency; a clock signal generation circuit coupled to the oscillator and the gates for generating clock pulses from the square wave pulses for use by the computer component circuit; a first process run by the microprocessor to control the gates to disable the oscillator and the clock signal generation circuit at the completion of any operation by the component circuit such that the clock pulses are disabled before the square wave pulses are disabled; and a second process run by the microprocessor to control the gates to enable the oscillator and the clock signal generation circuit in response to any command to the component circuit from a host computer.
Claim 2
Dependent Claim
141 words
A control circuit for a computer component circuit, the control circuit comprising: a microprocessor; a series of gates controlled by the microprocessor; an oscillator for providing square wave pulses at a prescribed frequency; a clock signal generation circuit coupled to the oscillator and the gates for generating clock pulses from the square wave pulses for use by the computer component circuit; a first process run by the microprocessor to control the gates to disable the oscillator and the clock signal generation circuit at the completion of any operation by the component circuit such that the clock pulses are disabled before the square wave pulses are disabled; and a second process run by the microprocessor to control the gates to enable the oscillator and the clock signal generation circuit in response to any command to the component circuit from a host computer.
Claim 3
Dependent Claim
47 words
A control circuit as claimed in claim 1, wherein the second process controls the gates to enable the oscillator and the clock signal generation circuit such that clock pulses are not enabled until the square wave pulses have established a full wave pattern at the prescribed frequency.
Claim 4
Dependent Claim
105 words
A computer subsystem joined to a computer system having a central processing unit and a bus, the subsystem comprising: a microprocessor for managing the subsystem; an oscillator for generating a repeating pattern of signals; a clock generator for providing clock signals from the repeating pattern of signals; and a series of gates for controlling the transfer of signals from and to the oscillator to selectively disable the oscillator and the clock generator from generating the clock signals and the repeating pattern of signals in response to commands from the microprocessor such that the clock signals are disabled before the repeating pattern of signals is disabled.
Claim 5
Dependent Claim
105 words
A computer subsystem joined to a computer system having a central processing unit and a bus, the subsystem comprising: a microprocessor for managing the subsystem; an oscillator for generating a repeating pattern of signals; a clock generator for providing clock signals from the repeating pattern of signals; and a series of gates for controlling the transfer of signals from and to the oscillator to selectively disable the oscillator and the clock generator from generating the clock signals and the repeating pattern of signals in response to commands from the microprocessor such that the clock signals are disabled before the repeating pattern of signals is disabled.
Claim 6
Dependent Claim
92 words
A computer subsystem as claimed in claim 3, wherein the gates also selectively enable the oscillator and the clock generator in response to any command from the computer system, wherein the computer subsystem further comprises: a first plurality of flip-flop circuits for providing a first set of control signals for controlling the transfer of signals from and to the oscillator by the gates; and a second plurality of flip-flop circuits for providing a second set of control signals for controlling the transfer of signals from and to the oscillator by the gates.
Claim 7
Dependent Claim
34 words
A computer subsystem as claimed in claim 4, wherein the microprocessor provides a delay such that the clock signals are not enabled until the repeating pattern of signals has established a full wave pattern.
Claim 8
Dependent Claim
110 words
A computer system, comprising: a central processing unit; a main memory; a bus for transferring signals within the computer system; and a subsystem joined to the bus, the subsystem comprising a control circuit that includes a microprocessor for managing the subsystem, an oscillator for generating a repeating pattern of signals, a clock generator for providing clock signals from the repeating pattern of signals, and a series of gates for controlling the transfer of signals from and to the oscillator to selectively disable the oscillator and the clock generator from generating the clock signals and the repeating pattern of signals in response to the completion of any operation by the subsystem.
Claim 9
Dependent Claim
110 words
A computer system, comprising: a central processing unit; a main memory; a bus for transferring signals within the computer system; and a subsystem joined to the bus, the subsystem comprising a control circuit that includes a microprocessor for managing the subsystem, an oscillator for generating a repeating pattern of signals, a clock generator for providing clock signals from the repeating pattern of signals, and a series of gates for controlling the transfer of signals from and to the oscillator to selectively disable the oscillator and the clock generator from generating the clock signals and the repeating pattern of signals in response to the completion of any operation by the subsystem.
Claim 10
Dependent Claim
98 words
A computer system as claimed in claim 6, wherein the gates also selectively enable the oscillator and the clock generator to generate the clock signals and the repeating pattern of signals in response to any command from the central processing unit, wherein the control circuit further comprises: circuitry for providing a first set of control signals for controlling the transfer of signals from and to the oscillator by the series of gates, and circuitry for providing a second set of control signals for controlling the transfer of signals from and to the oscillator by the series of gates.
Claim 11
Dependent Claim
34 words
A computer system as claimed in claim 7, wherein the microprocessor provides a delay such that the clock signals are not enabled until the repeating patter of signals has established a full wave pattern.
Claim 12
Dependent Claim
34 words
A computer system as claimed in claim 6, wherein the gates selectively disable the oscillator and the clock generator such that the clock signals are disabled before the repeating pattern of signals is disabled.
Claim 13
Independent Claim
146 words
A method for controlling the use of power in a computer subsystem including a microprocessor for managing the subsystem, an oscillator for generating a repeating pattern of signals, and a clock generator for providing clock signals from the repeating pattern of signals, comprising the steps of: selectively disabling the generation of the clock signals and the repeating pattern of signals in response to commands from the microprocessor after the termination of any operation by a host computer which utilizes the computer subsystem such that the clock signals are first disabled before the repeating pattern of signals is disabled, and enabling the generation of the clock signals and the repeating pattern of signals in response to any command to the computer subsystem from a host computer system such that the clock signals are not enabled until the repeating pattern of signals has established a full wave pattern.
Claim 14
Independent Claim
146 words
A method for controlling the use of power in a computer subsystem including a microprocessor for managing the subsystem, an oscillator for generating a repeating pattern of signals, and a clock generator for providing clock signals from the repeating pattern of signals, comprising the steps of: selectively disabling the generation of the clock signals and the repeating pattern of signals in response to commands from the microprocessor after the termination of any operation by a host computer which utilizes the computer subsystem such that the clock signals are first disabled before the repeating pattern of signals is disabled, and enabling the generation of the clock signals and the repeating pattern of signals in response to any command to the computer subsystem from a host computer system such that the clock signals are not enabled until the repeating pattern of signals has established a full wave pattern.
References Cited (Backward Citations)
US4758945A
Cited
US4545030A
Cited
US4644494A
Cited
US4896262A
Cited
US4642759A
Cited
EP0175458A2
Cited
US4958315A
Cited
US4851987A
Cited
US4853560A
Cited
US4853560B1
Cited
US4916662A
Cited
US4912346A
Cited
US5070474A
Cited
US4980836A
Cited
US5008566A
Cited
US5012425A
Cited
EP0392895B1
Cited
US5131089A
Cited
US5077737A
Cited
US5200959A
Cited
US5172342A
Cited
US5184031A
Cited
US5193198A
Cited
US5148380A
Cited
GB2251323A
Cited
GB2251324A
Cited
US5291542A
Cited
US5189647A
Cited
US5369771A
Cited
CA2088442A1
Cited
US5267218A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-11 | 2000-08-12 | 2001-02-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-11 | 2004-08-12 | 2005-02-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-11 | 2008-08-12 | 2009-02-11 | $7700.00 | Window Closed / Lapsed |