Patent US5691920A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5691920A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and system for performance monitoring of dispatch unit efficiency in a processing system

Assignee: International Business Machines Corp
•
Filing: 1995-10-02
•
Granted: 1997-11-25
•
Expires: 2015-10-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and system for determining the efficiency of operation of a dispatch unit in a processing system, the processing system including at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, includes counting a number of instructions dispatched by the dispatch unit during a predetermined sampling period, counting a number of times a predetermined number of instructions are dispatched by the dispatch unit per cycle during the predetermined sampling period, and determining the efficiency of the dispatch unit according to the counted number of instructions and the counted number of times the predetermined number of instructions are dispatched by the dispatch unit.

Inventors

  • 👤 Frank Eliot Levine
  • 👤 Charles Philip Roth
  • 👤 Edward Hugh Welbon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 16:57
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/30; G06F11/34; G06F11/3409; G06F11/3466; G06F11/348; G06F11/3419; G06F11/3423; G06F11/3476; G06F2201/00; G06F2201/86; G06F2201/88; G06F2201/885

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 135 words
A method for determining the efficiency of operation of a dispatch unit in a processing system, the processing system including special purpose registers, one or more of the special purpose registers designated as at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the method comprising: (a) counting a number of instructions dispatched by the dispatch unit during a predetermined sampling period; (b) counting a number of times a predetermined number of instructions are dispatched by the dispatch unit per cycle during the predetermined sampling period; and (c) determining the efficiency of the dispatch unit according to the counted number of instructions and the counted number of times the predetermined number of instructions are dispatched by the dispatch unit.
Claim 2
Independent Claim 135 words
A method for determining the efficiency of operation of a dispatch unit in a processing system, the processing system including special purpose registers, one or more of the special purpose registers designated as at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the method comprising: (a) counting a number of instructions dispatched by the dispatch unit during a predetermined sampling period; (b) counting a number of times a predetermined number of instructions are dispatched by the dispatch unit per cycle during the predetermined sampling period; and (c) determining the efficiency of the dispatch unit according to the counted number of instructions and the counted number of times the predetermined number of instructions are dispatched by the dispatch unit.
Claim 3
Dependent Claim 25 words
The method of claim 1 wherein the predetermined number of instructions is a maximum number of instructions that the processing system can dispatch per cycle.
Claim 4
Dependent Claim 27 words
The method of claim 1 wherein the predetermined number of instructions is less than a maximum number of instructions that the processing system can dispatch per cycle.
Claim 5
Dependent Claim 28 words
The method of claim 1 further comprising: (d) altering at least one section of code to increase the efficiency of the dispatch unit according to the counted numbers.
Claim 6
Dependent Claim 25 words
The method of claim 1 further comprising: (d) altering at least one hardware module to appropriately size the dispatch unit according to the counted numbers.
Claim 7
Independent Claim 137 words
A system for determining the efficiency of operation of a dispatch unit in a processing system, the processing system including special purpose registers, one or more of the special purpose registers designated as at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the system comprising a circuit for counting a number of instructions dispatched by the dispatch unit during a predetermined sampling period; for counting a number of times a predetermined number of instructions are dispatched by the dispatch unit per cycle during the predetermined sampling period; and for determining the efficiency of the dispatch unit according to the counted number of instructions and the counted number of times the predetermined number of instructions are dispatched by the dispatch unit.
Claim 8
Independent Claim 137 words
A system for determining the efficiency of operation of a dispatch unit in a processing system, the processing system including special purpose registers, one or more of the special purpose registers designated as at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the system comprising a circuit for counting a number of instructions dispatched by the dispatch unit during a predetermined sampling period; for counting a number of times a predetermined number of instructions are dispatched by the dispatch unit per cycle during the predetermined sampling period; and for determining the efficiency of the dispatch unit according to the counted number of instructions and the counted number of times the predetermined number of instructions are dispatched by the dispatch unit.
Claim 9
Dependent Claim 25 words
The system of claim 6 wherein the predetermined number of instructions is a maximum number of instructions that the processing system can dispatch per cycle.
Claim 10
Dependent Claim 27 words
The system of claim 6 wherein the predetermined number of instructions is less than a maximum number of instructions that the SP system can dispatch per cycle.
Claim 11
Dependent Claim 32 words
The system of claim 6 in which the circuit further provides for altering at least one section of code to increase the efficiency of the dispatch unit according to the counted numbers.
Claim 12
Dependent Claim 29 words
The system of claim 6 in which the circuit further provides for altering at least one hardware module to appropriately size the dispatch unit according to the counted numbers.
Claim 13
Dependent Claim 140 words
A computer readable medium containing program instructions for determining the efficiency of operation of a dispatch unit in a processing system, the processing system including special purpose registers, one or more of the special purpose registers designated as at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the instructions comprising: (a) counting a number of instructions dispatched by the dispatch unit during a predetermined sampling period; (b) counting a number of times a predetermined number of instructions are dispatched by the dispatch unit per cycle during the predetermined sampling period; and (c) determining the efficiency of the dispatch unit according to the counted number of instructions and the counted number of times the predetermined number of instructions are dispatched by the dispatch unit.
Claim 14
Dependent Claim 140 words
A computer readable medium containing program instructions for determining the efficiency of operation of a dispatch unit in a processing system, the processing system including special purpose registers, one or more of the special purpose registers designated as at least one performance monitor counter (PMC) and at least one monitor mode control register (MMCR) to configure the operations of the at least one PMC, the instructions comprising: (a) counting a number of instructions dispatched by the dispatch unit during a predetermined sampling period; (b) counting a number of times a predetermined number of instructions are dispatched by the dispatch unit per cycle during the predetermined sampling period; and (c) determining the efficiency of the dispatch unit according to the counted number of instructions and the counted number of times the predetermined number of instructions are dispatched by the dispatch unit.

References Cited (Backward Citations)

US3707725A Cited
US3702005A Cited
US3728692A Cited
US3771144A Cited
US3818458A Cited
US3828324A Cited
US4068304A Cited
US3905023A Cited
US4010448A Cited
US4034353A Cited
US4326266A Cited
US4409654A Cited
EP0035647A2 Cited
US4653018A Cited
US4517643A Cited
US4435759A Cited
US4517641A Cited
US4644462A Cited
US4594655A Cited
US4807115A Cited
US4845615A Cited
US5103394A Cited
US4868735A Cited
US4748587A Cited
US5021945A Cited
US4924376A Cited
US5047919A Cited
US4740969A Cited
US4821178A Cited
US5060148A Cited
US4814976C1 Cited
US4814976A Cited
US4905171A Cited
US5019967A Cited
US5193179A Cited
US5101341A Cited
US5297267A Cited
US5204956A Cited
US5146598A Cited
US5125092A Cited
US5218158A Cited
US5052026A Cited
US5361362A Cited
US5168563A Cited
US5201043A Cited
US5150468A Cited
US5197137A Cited
US5361337A Cited
US5129043A Cited
US5075846A Cited
US5218704A Cited
US5185871A Cited
US5179702A Cited
US5317701A Cited
US5440750A Cited
US5355501A Cited
US5367473A Cited
US5394529A Cited
US5367705A Cited
US5193167A Cited
US5151981A Cited
US5461722A Cited
US5313616A Cited
US5265255A Cited
US5193181A Cited
US5347647A Cited
US5261063A Cited
US5257354A Cited
US5355487A Cited
US5404552A Cited
US5317740A Cited
US5307504A Cited
US5297274A Cited
US5280593A Cited
US5164969A Cited
US5301312A Cited
US5297275A Cited
US5274818A Cited
US5594864A Cited
US5506955A Cited
US5301323A Cited
US5506975A Cited
EP0605867A1 Cited
US5485574A Cited
US5473754A Cited
US5539907A Cited
US5581482A Cited
US5564015A Cited
US5537541A Cited
US5557548A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-11-24 2001-05-26 2001-11-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-11-24 2005-05-26 2005-11-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-11-24 2009-05-26 2009-11-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag