Patent US5666323A successfully refreshed from Google Patents.
US5666323A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous NAND DRAM architecture
Assignee: Round Rock Research LLC
•
Filing: 1996-03-11
•
Granted: 1997-09-09
•
Expires: 2016-03-11
Abstract
Abstract An integrated circuit memory device has two banks of NAND structured memory cells and a clock input for synchronously latching control, address and data signals. Time delays of sequentially accessing and restoring memory bits in the NAND structure are masked through the use of the dual bank architecture and synchronous timing. The NAND structured memory cells provide an extremely dense memory array for a high capacity memory device. The input clock signal driving a synchronous word line generator provides a simplified high speed access to the array. A set of random access storage registers temporarily store data from the array and provide high speed page access to an entire page of data from each bank of the memory. The ability to access one bank while simultaneously opening or closing a row in the other bank allows for an unlimited number of high speed sequential data accesses.
Inventors
- 👤 Paul S. Zagar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 19:11
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076; G11C11/403; G11C11/404; G11C11/4045; G11C11/409; G11C11/4096; G11C7/00; G11C7/10; G11C7/1015; G11C7/1039; G11C7/1042; G11C7/1072
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
126 words
A synchronous memory device comprising: a clock node for receiving a clock signal; a plurality of NAND structured memory cells, each one of the plurality of NAND structured memory cells comprising: a plurality of random access storage cells, a plurality of access devices coupled in sequence, each one of the plurality of access devices electrically located between adjacent ones of the plurality of random access storage cells, each one of the plurality of access devices being connected to a word line for selective activation by a wordline generator circuit coupled to the clock node input, one of the plurality of access devices being coupled to a bit line for sequentially communicating data with the plurality of random access storage cells in synchronization with the clock signal.
Claim 2
Dependent Claim
126 words
A synchronous memory device comprising: a clock node for receiving a clock signal; a plurality of NAND structured memory cells, each one of the plurality of NAND structured memory cells comprising: a plurality of random access storage cells, a plurality of access devices coupled in sequence, each one of the plurality of access devices electrically located between adjacent ones of the plurality of random access storage cells, each one of the plurality of access devices being connected to a word line for selective activation by a wordline generator circuit coupled to the clock node input, one of the plurality of access devices being coupled to a bit line for sequentially communicating data with the plurality of random access storage cells in synchronization with the clock signal.
Claim 3
Dependent Claim
21 words
The synchronous memory device of claim 1, wherein the plurality of random access storage cells comprise static random access storage cells.
Claim 4
Dependent Claim
53 words
The synchronous memory device of claim 1, wherein the plurality of random access storage cells comprise dynamic random access storage cells formed as capacitors having a first plate and a second plate, the first plate being coupled to the plurality of access devices, and the second plate being coupled to a reference voltage.
Claim 5
Dependent Claim
32 words
The synchronous memory device of claim 1, wherein the plurality of access devices comprise an n-channel transistor having a gate coupled to one of the word lines, a drain and a source.
Claim 6
Dependent Claim
350 words
A synchronous memory device comprising: a clock node for receiving a clock signal; a plurality of NAND structured memory cells, each one of the plurality of NAND structured memory cells comprising: a plurality of random access storage cells, a plurality of access devices coupled in sequence, each one of the plurality of access devices electrically located between adjacent ones of the plurality of random access storage cells, each one of the plurality of access devices being connected to a word line for selective activation, one of the plurality of access devices being coupled to a bit line for sequentially communicating data with the plurality of random access storage cells in synchronization with the clock signal; an address latch, a data latch and a control latch, each connected to the clock node for latching an address signal, a data signal and control signals respectively in response to transitions of the clock signal; an output latch connected to the clock node; a first and second plurality of word lines; a first bank of NAND structured memory cells connected to the first plurality of word lines and connected to a first bit line; a second bank of NAND structured memory cells connected to the second plurality of word lines and connected to a second bit line; a first word line activation circuit connected to the control latch, the address latch and the first plurality of word lines, responsive to the control signals, the address signal and the clock signal for activating a sequence of the first plurality of word lines; a second word line activation circuit connected to the control latch, the address latch and the second plurality of word lines, responsive to the control signals, the address signal and the clock signal for activating a sequence of the second plurality of word lines; a first plurality of random access storage cells connected to the first bit line, the data latch, the address latch and the output latch; and a second plurality of random access storage cells connected to the second bit line, the data latch, the address latch and the output latch.
Claim 7
Dependent Claim
350 words
A synchronous memory device comprising: a clock node for receiving a clock signal; a plurality of NAND structured memory cells, each one of the plurality of NAND structured memory cells comprising: a plurality of random access storage cells, a plurality of access devices coupled in sequence, each one of the plurality of access devices electrically located between adjacent ones of the plurality of random access storage cells, each one of the plurality of access devices being connected to a word line for selective activation, one of the plurality of access devices being coupled to a bit line for sequentially communicating data with the plurality of random access storage cells in synchronization with the clock signal; an address latch, a data latch and a control latch, each connected to the clock node for latching an address signal, a data signal and control signals respectively in response to transitions of the clock signal; an output latch connected to the clock node; a first and second plurality of word lines; a first bank of NAND structured memory cells connected to the first plurality of word lines and connected to a first bit line; a second bank of NAND structured memory cells connected to the second plurality of word lines and connected to a second bit line; a first word line activation circuit connected to the control latch, the address latch and the first plurality of word lines, responsive to the control signals, the address signal and the clock signal for activating a sequence of the first plurality of word lines; a second word line activation circuit connected to the control latch, the address latch and the second plurality of word lines, responsive to the control signals, the address signal and the clock signal for activating a sequence of the second plurality of word lines; a first plurality of random access storage cells connected to the first bit line, the data latch, the address latch and the output latch; and a second plurality of random access storage cells connected to the second bit line, the data latch, the address latch and the output latch.
Claim 8
Dependent Claim
51 words
The synchronous memory device of claim 5, wherein first data from the first bank of memory cells can be accessed from the first plurality of random access storage registers while second data is being stored into the second bank of memory cells from the second plurality of random access storage registers.
Claim 9
Independent Claim
178 words
A method for high speed access of data within a random access memory device having first and second banks of NAND structured memory cells and input nodes for receiving a clock signal, control signals and address signals, the method comprising: activating a first series of word lines within the first bank of NAND structured memory cells; accessing a first data word from the first bank of NAND structured memory cells in response to the activated first series of word lines, the clock signal, the control signals and the address signals; storing the first data word in a first storage register; deactivating the first series of word lines; activating a second series of word lines within the second bank of NAND structured memory cells while the first series of word lines is being deactivated; accessing a second data word from the second bank of NAND structured memory cells in response to the activated second series of word lines, the clock signal, the control signals and the address signals; and storing the second data word in a second storage register.
Claim 10
Independent Claim
178 words
A method for high speed access of data within a random access memory device having first and second banks of NAND structured memory cells and input nodes for receiving a clock signal, control signals and address signals, the method comprising: activating a first series of word lines within the first bank of NAND structured memory cells; accessing a first data word from the first bank of NAND structured memory cells in response to the activated first series of word lines, the clock signal, the control signals and the address signals; storing the first data word in a first storage register; deactivating the first series of word lines; activating a second series of word lines within the second bank of NAND structured memory cells while the first series of word lines is being deactivated; accessing a second data word from the second bank of NAND structured memory cells in response to the activated second series of word lines, the clock signal, the control signals and the address signals; and storing the second data word in a second storage register.
Claim 11
Dependent Claim
36 words
The method of claim 7, further comprising: incrementing an address within the memory device in response to the clock signal to access a third data word from one of the banks of NAND structured memory cells.
References Cited (Backward Citations)
US4602354A
Cited
US5083296A
Cited
US5327390A
Cited
EP0473421A2
Cited
US5293346A
Cited
US5311483A
Cited
EP0487288A2
Cited
US5339276A
Cited
US5287327A
Cited
US5444652A
Cited
US5305263A
Cited
US5307314A
Cited
US5276642A
Cited
US5500815A
Cited
US5220215A
Cited
US5313433A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-08 | 2001-03-10 | 2001-09-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-08 | 2005-03-10 | 2005-09-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-08 | 2009-03-10 | 2009-09-09 | $7700.00 | Window Closed / Lapsed |