Patent US5650654A successfully refreshed from Google Patents.
US5650654A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOSFET device having controlled parasitic isolation threshold voltage
Assignee: International Business Machines Corp
•
Filing: 1994-12-30
•
Granted: 1997-07-22
•
Expires: 2014-12-30
Abstract
Abstract A MOSFET has shallow trenches of a thick oxide for isolating the MOSFET device from a surrounding substrate. The MOSFET has a gate wiring layer that includes co-aligned metallurgy of a predetermined work function at regions where the gate wiring layer passes over the oxide of the isolation trenches. The co-aligned metallurgy of predetermined work function is operative to increase the parasitic threshold voltage associated with the MOSFET's parasitic leakage currents.
Inventors
- 👤 Wendell Phillips Noble
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 18:57
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D62/00; H10D62/10; H10D62/113; H10D62/115; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01326; H10D64/017; H10D64/60; H10D64/66; H10D64/671
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
88 words
A trench isolated FET comprising: a gate wiring layer coupled without any intermediate metallurgy to a gate active area of the FET; wherein the gate wiring layer also passes over an oxide of an isolating trench; and metallurgy of a predetermined work function different from a work function of the gate wiring layer resides intermediate said gate wiring layer and said oxide of the isolating trench, wherein a parasitic voltage threshold associated with said isolating trench is higher than a voltage threshold associated with said gate active area.
Claim 2
Dependent Claim
88 words
A trench isolated FET comprising: a gate wiring layer coupled without any intermediate metallurgy to a gate active area of the FET; wherein the gate wiring layer also passes over an oxide of an isolating trench; and metallurgy of a predetermined work function different from a work function of the gate wiring layer resides intermediate said gate wiring layer and said oxide of the isolating trench, wherein a parasitic voltage threshold associated with said isolating trench is higher than a voltage threshold associated with said gate active area.
Claim 3
Dependent Claim
28 words
A trench isolated FET according to claim 1, wherein said FET is an N-Channel MOSFET and said metallurgy has a work function greater than said gate wiring layer.
Claim 4
Dependent Claim
28 words
A trench isolated FET according to claim 1, wherein said FET is a P-Channel MOSFET and said metallurgy has a work function less than said gate wiring layer.
Claim 5
Dependent Claim
15 words
A trench isolated FET according to claim 1, wherein said gate wiring layer comprises polysilicon.
Claim 6
Dependent Claim
27 words
A trench isolated FET according to claim 4, wherein said FET has been heated such that said metallurgy and said polysilicon have reacted to form a silicide.
Claim 7
Dependent Claim
17 words
A trench isolated FET according to claim 1, wherein said isolating trench is a shallow isolating trench.
Claim 8
Dependent Claim
109 words
A trench isolated FET comprising a gate wiring layer and metallurgy of predetermined work function co-aligned with and underlying the gate wiring layer at regions associated with isolation trenches of the trench isolated FET, wherein the gate wiring layer provides an interconnection to an active gate region of the trench isolated FET, the co-aligned metallurgy not being present with the gate wiring layer at said interconnection to said active gate region and being present only where said gate wiring layer overlaps said isolation trenches, wherein a parasitic voltage threshold associated with said isolation trenches is higher than a voltage threshold associated with the active gate region of said FET.
Claim 9
Dependent Claim
109 words
A trench isolated FET comprising a gate wiring layer and metallurgy of predetermined work function co-aligned with and underlying the gate wiring layer at regions associated with isolation trenches of the trench isolated FET, wherein the gate wiring layer provides an interconnection to an active gate region of the trench isolated FET, the co-aligned metallurgy not being present with the gate wiring layer at said interconnection to said active gate region and being present only where said gate wiring layer overlaps said isolation trenches, wherein a parasitic voltage threshold associated with said isolation trenches is higher than a voltage threshold associated with the active gate region of said FET.
Claim 10
Dependent Claim
20 words
A trench isolated FET according to claim 7 wherein said metallurgy has a work function greater than said wiring layer.
Claim 11
Dependent Claim
20 words
A trench isolated FET according to claim 7, wherein said metallurgy has a work function less than said wiring layer.
Claim 12
Dependent Claim
33 words
A trench isolated FET according to claim 7, wherein said wiring layer includes polysilicon and said metallurgy and said polysilicon have been heated to form a silicide at regions associated with said metallurgy.
References Cited (Backward Citations)
US3798513A
Cited
US3602782A
Cited
US3608189A
Cited
US4599792A
Cited
US4990983A
Cited
US5418179A
Cited
US5247198A
Cited
US5081066A
Cited
US5061647A
Cited
US5210435A
Cited
US5268330A
Cited
US5514910A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-21 | 2001-01-20 | 2001-07-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-21 | 2005-01-20 | 2005-07-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-21 | 2009-01-20 | 2009-07-22 | $7700.00 | Window Closed / Lapsed |