Patent US4437789A successfully refreshed from Google Patents.
Patent US5624859A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5624859A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for providing device isolation and off-state leakage current for a semiconductor device

Assignee: Advanced Micro Devices Inc
•
Filing: 1995-06-07
•
Granted: 1997-04-29
•
Expires: 2015-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and system for providing a semiconductor device with device isolation and leakage current control which entails processing a semiconductor substrate to form a semiconductor circuit, and providing at least one high energy implant on the semiconductor circuit is disclosed. The high energy implant is provided at an angle to source and drain regions of the semiconductor circuit so as to allow a dosage from the at least one high energy implant below and away from the surface of the active device region. In so doing, a profile is provided in which dopant distribution is substantially uniform. Therefore, the breakdown characteristics are increased and the junction capacitance of the device is reduced. Accordingly, a device manufactured in accordance with the present invention has significant advantages over devices manufactured in accordance with conventional processes.

Inventors

  • 👤 David K. Y. Liu
  • 👤 Mark T. Ramsbey

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 12:10
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10P; H10P30/00; H10P30/20; H10P30/222; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/10

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 105 words
A method for providing a semiconductor device with device isolation and off-state leakage current control comprising the steps of: a) processing a semiconductor substrate to form a semiconductor circuit having a gate and source and drain regions; and b) providing at least one high energy implant into the semiconductor circuit, the at least one high energy implant being at an angle between 30°-45° to the source and drain regions of the semiconductor circuit so as to form a buried doped region from the at least one high energy implant below the gate and field oxide region and spaced away from the source and drain regions.
Claim 2
Independent Claim 105 words
A method for providing a semiconductor device with device isolation and off-state leakage current control comprising the steps of: a) processing a semiconductor substrate to form a semiconductor circuit having a gate and source and drain regions; and b) providing at least one high energy implant into the semiconductor circuit, the at least one high energy implant being at an angle between 30°-45° to the source and drain regions of the semiconductor circuit so as to form a buried doped region from the at least one high energy implant below the gate and field oxide region and spaced away from the source and drain regions.
Claim 3
Dependent Claim 59 words
The method of claim 1 in which the processing step (a) comprises the steps of: a1) providing a field oxide layer on a semiconductor substrate; a2) masking the semiconductor substrate; a3) etching the masked semiconductor substrate; a4) diffusing dopant into the etched and masked semiconductor substrate; and a5) forming a gate and source/drain diffused regions in the semiconductor circuit.
Claim 4
Dependent Claim 22 words
The method of claim 1 in which the at least one high energy implant level is between 150 KeV and 500 KeV.
Claim 5
Dependent Claim 27 words
The method of claim 1 in which step (b) comprises the step of providing four high energy implants at rotations of 90°, 180°, 270° and 360° degrees.
Claim 6
Dependent Claim 22 words
The method of claim 4 in which each of the four high energy implant levels is between 150 KeV and 500 KeV.
Claim 7
Dependent Claim 39 words
The method of claim 1 which further comprises the steps of: c) providing a dielectric region on the semiconductor circuit; d) providing a contact region on the semiconductor circuit; and e) providing a metallization region on the semiconductor circuit.
Claim 8
Independent Claim 146 words
A method for providing a semiconductor device having a source and drain region with device isolation and off-state leakage current control comprising the steps of: a) providing a field oxide layer on a semiconductor substrate; b) masking the semiconductor substrate; c) etching the masked semiconductor substrate; d) diffusing dopant into the etched and masked semiconductor substrate; e) forming a gate and a source/drain diffused region in the semiconductor circuit; and f) providing a plurality of high energy implants into the semiconductor circuit at a plurality of rotations of the semiconductor circuit, the high energy implants being at an angle between 30°-45° to the source and drain region of the semiconductor circuit so as to form a buried doped region from at least one of the plurality of high energy implants below the gate and field oxide layer and spaced away from the source and drain region.
Claim 9
Independent Claim 146 words
A method for providing a semiconductor device having a source and drain region with device isolation and off-state leakage current control comprising the steps of: a) providing a field oxide layer on a semiconductor substrate; b) masking the semiconductor substrate; c) etching the masked semiconductor substrate; d) diffusing dopant into the etched and masked semiconductor substrate; e) forming a gate and a source/drain diffused region in the semiconductor circuit; and f) providing a plurality of high energy implants into the semiconductor circuit at a plurality of rotations of the semiconductor circuit, the high energy implants being at an angle between 30°-45° to the source and drain region of the semiconductor circuit so as to form a buried doped region from at least one of the plurality of high energy implants below the gate and field oxide layer and spaced away from the source and drain region.
Claim 10
Dependent Claim 27 words
The method of claim 7 in which the implant energy level of each of the plurality of high energy implants is between 150 KeV and 500 KeV.
Claim 11
Dependent Claim 32 words
The method of claim 8 in which high energy implant providing step (f) further comprises the step of providing four high energy implants at rotations of 90°, 180°, 270° and 360° degrees.

References Cited (Backward Citations)

US4506436A Cited
USRE35036E Cited
US5286666A Cited
US5019520A Cited
US5432107A Cited
US5372957A Cited
US5432106A Cited
US5344787A Cited
US5411899A Cited
US5376566A Cited
US5439835A Cited
US5459085A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-04-28 2000-10-28 2001-04-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-04-28 2004-10-28 2005-04-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-04-28 2008-10-28 2009-04-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag