US5589415A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming a semiconductor structure with self-aligned contacts
Assignee: STMicroelectronics lnc USA
•
Filing: 1995-06-07
•
Granted: 1996-12-31
•
Expires: 2015-06-07
Abstract
Abstract Local interconnect structures and processes using dual-doped polysilicon. A single implant dopes part of the polysilicon local interconnect layer p-type, and also diffuses through the polysilicon interconnect layer to enhance the doping of the PMOS drain regions, and also (optionally) adds to the doping of the PMOS source regions to provide source/drain asymmetry. The polysilicon interconnect layer is clad to reduce its conductivity, optionally with patterned rather than global cladding so that the diode can be used as a load element if desired.
Inventors
- 👤 Richard A. Blanchard
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 20:00
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0221; H10D30/60; H10D30/601; H10D30/603; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0186; H10D84/02; H10D84/03; H10D84/038; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/066; Y; Y10; Y10S; Y10S257/00; Y10S257/903
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
201 words
An integrated circuit fabrication method, comprising the steps of: (a.) forming a first patterned thin-film polycrystalline semiconductor layer to provide insulated gates over first and second crystalline semiconductor regions, said second crystalline semiconductor region having a first conductivity type and said first crystalline semiconductor region having a second conductivity type; (b.) forming an interlevel dielectric over said first patterned thin film polycrystalline semiconductor layer; (c.) depositing a second polycrystalline semiconductor layer which at least partly overlies said interlevel dielectric, and patterning said second polycrystalline semiconductor layer to expose first portions, but not second portions, of said first and second crystalline semiconductor regions; (d.) doping a first portion of said second polycrystalline semiconductor layer with first-conductivity-type dopants, and simultaneously doping any exposed portions of said first crystalline semiconductor regions; (e.) doping a second portion of said second polycrystalline semiconductor layer with second-conductivity-type dopants, and simultaneously doping said first portions of said second crystalline semiconductor regions; and (f.) cladding said second polycrystalline semiconductor layer with a cladding layer of metallic conductivity which shunts at least some of the lateral junctions between said first and second portions of said second polycrystalline layer; whereby said steps c), d), and e) create an asymmetrical source/drain structure.
Claim 2
Dependent Claim
201 words
An integrated circuit fabrication method, comprising the steps of: (a.) forming a first patterned thin-film polycrystalline semiconductor layer to provide insulated gates over first and second crystalline semiconductor regions, said second crystalline semiconductor region having a first conductivity type and said first crystalline semiconductor region having a second conductivity type; (b.) forming an interlevel dielectric over said first patterned thin film polycrystalline semiconductor layer; (c.) depositing a second polycrystalline semiconductor layer which at least partly overlies said interlevel dielectric, and patterning said second polycrystalline semiconductor layer to expose first portions, but not second portions, of said first and second crystalline semiconductor regions; (d.) doping a first portion of said second polycrystalline semiconductor layer with first-conductivity-type dopants, and simultaneously doping any exposed portions of said first crystalline semiconductor regions; (e.) doping a second portion of said second polycrystalline semiconductor layer with second-conductivity-type dopants, and simultaneously doping said first portions of said second crystalline semiconductor regions; and (f.) cladding said second polycrystalline semiconductor layer with a cladding layer of metallic conductivity which shunts at least some of the lateral junctions between said first and second portions of said second polycrystalline layer; whereby said steps c), d), and e) create an asymmetrical source/drain structure.
Claim 3
Dependent Claim
22 words
The method of claim 1, further comprising a preliminary step of forming dielectric sidewall spacers on said first patterned thin-film polycrystalline layer.
Claim 4
Dependent Claim
17 words
The method of claim 1, wherein said first and second crystalline semiconductor regions consist essentially of silicon.
Claim 5
Dependent Claim
13 words
The method of claim 1, wherein said cladding layer comprises a metal silicide.
Claim 6
Dependent Claim
13 words
The method of claim 1, wherein said cladding layer comprises a diffusion-barrier material.
Claim 7
Dependent Claim
20 words
The method of claim 1, wherein said first patterned thin-film polycrystalline semiconductor layer is doped with said first conductivity type.
Claim 8
Dependent Claim
17 words
The method of claim 1, wherein said first patterned thin-film polycrystalline semiconductor layer consists essentially of polysilicon.
Claim 9
Dependent Claim
33 words
The method of claim 1, wherein said first portions of said first and second semiconductor regions are source locations, and said second portions of said first and second semiconductor regions are drain locations.
Claim 10
Dependent Claim
199 words
An integrated circuit fabrication method, comprising the steps of: (a.) forming a first patterned thin-film polycrystalline semiconductor layer to provide insulated gates over first and second crystalline semiconductor regions, said second crystalline semiconductor region having a first conductivity type and said first crystalline semiconductor region having a second conductivity type, and forming preliminary diffusions of said first conductivity type in said first crystalline semiconductor region and of said second conductivity type in said second crystal line semiconductor region, said preliminary diffusions being at least partly self-aligned to said first patterned thin-film polycrystalline semiconductor layer; (b.) forming a patterned interlevel dielectric over said first patterned thin-film polycrystalline semiconductor layer; (c.) depositing a second polycrystalline semiconductor layer which at least partly overlies said interlevel dielectric, and patterning said second polycrystalline semiconductor layer to expose first portions, but not second portions, of said first and second crystalline semiconductor regions; (d.) doping a first portion of said second polycrystalline semiconductor layer with first-conductivity-type dopants, and simultaneously doping said first portions of said first crystalline semiconductor regions; and (e.) doping a second portion of said second polycrystalline semiconductor layer with second-conductivity-type dopants; whereby said steps c), d), and e) create an asymmetrical source/drain structure.
Claim 11
Dependent Claim
199 words
An integrated circuit fabrication method, comprising the steps of: (a.) forming a first patterned thin-film polycrystalline semiconductor layer to provide insulated gates over first and second crystalline semiconductor regions, said second crystalline semiconductor region having a first conductivity type and said first crystalline semiconductor region having a second conductivity type, and forming preliminary diffusions of said first conductivity type in said first crystalline semiconductor region and of said second conductivity type in said second crystal line semiconductor region, said preliminary diffusions being at least partly self-aligned to said first patterned thin-film polycrystalline semiconductor layer; (b.) forming a patterned interlevel dielectric over said first patterned thin-film polycrystalline semiconductor layer; (c.) depositing a second polycrystalline semiconductor layer which at least partly overlies said interlevel dielectric, and patterning said second polycrystalline semiconductor layer to expose first portions, but not second portions, of said first and second crystalline semiconductor regions; (d.) doping a first portion of said second polycrystalline semiconductor layer with first-conductivity-type dopants, and simultaneously doping said first portions of said first crystalline semiconductor regions; and (e.) doping a second portion of said second polycrystalline semiconductor layer with second-conductivity-type dopants; whereby said steps c), d), and e) create an asymmetrical source/drain structure.
Claim 12
Dependent Claim
33 words
The method of claim 9, further comprising the subsequent step of (f.) cladding said second polycrystalline semiconductor layer with a layer of metallic conductivity which shunts at least some lateral PN junctions therein.
Claim 13
Dependent Claim
22 words
The method of claim 9, wherein said doping step (e.) also simultaneously dopes any exposed portions of said second crystalline semiconductor regions.
Claim 14
Dependent Claim
22 words
The method of claim 9, further comprising a preliminary step of forming dielectric sidewall spacers on said first patterned thin-film polycrystalline layer.
Claim 15
Dependent Claim
17 words
The method of claim 9, wherein said first and second crystalline semiconductor regions consist essentially of silicon.
Claim 16
Dependent Claim
20 words
The method of claim 9, wherein said first patterned thin-film polycrystalline semiconductor layer is doped with said first conductivity type.
Claim 17
Dependent Claim
17 words
The method of claim 9, wherein said first patterned thin-film polycrystalline semiconductor layer consists essentially of polysilicon.
Claim 18
Dependent Claim
33 words
The method of claim 9, wherein said first portions of said first and second semiconductor regions are source locations, and said second portions of said first and second semiconductor regions are drain locations.
References Cited (Backward Citations)
US3673471A
Cited
US4450470A
Cited
US4559694A
Cited
US4785341A
Cited
US4498223A
Cited
US4470852A
Cited
US4985746A
Cited
US4740479A
Cited
US5418179A
Cited
US5478771A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-31 | 2000-07-01 | 2000-12-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-31 | 2004-07-01 | 2004-12-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-31 | 2008-07-01 | 2008-12-31 | $7700.00 | Window Closed / Lapsed |