Patent US5576223A successfully refreshed from Google Patents.
US5576223A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of defect determination and defect engineering on product wafer of advanced submicron technologies
Assignee: Siemens AG
•
Filing: 1994-10-03
•
Granted: 1996-11-19
•
Expires: 2014-10-03
Abstract
Abstract In a method of determining the possible formation of crystalline defects in a body of a semiconductor material during the process of fabricating integrated circuits in the body, at least one body is subjected to a full fabrication process to form completed integrated circuits in the body which can be electrically tested to determine whether the operation of the integrated circuit is adversely affected by the formation of crystalline defects. Test structures, each of which is only a portion of the complete integrated circuit, are formed during the formation of the complete circuit but are fabricated using only a group of a limited number of the steps of the fabrication process used to fabricate the complete integrated circuit with various ones of the test structures being subjected to different ones of the steps of the group of steps. The test structures may be formed on the same body as the complete circuit or on additional bodies. The test structures are then analyzed to determine which of the steps may have formed crystalline defects in the body.
Inventors
- 👤 Heinz Zeininger
- 👤 Werner M. Klingenstein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:17
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/27; H10P74/277; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/038; H10B12/30; H10B12/37; H10P74/23; H10P74/20; H10P74/203; Y; Y10; Y10S; Y10S438/00; Y10S438/982
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
161 words
A method of testing an integrated circuit manufacturing process, which comprises a set of sequential processing steps, for crystalline defect densities produced by the process so that the process may be modified to achieve a decrease in the crystalline defect density in the integrated circuits comprising the steps of: processing a plurality of semiconductive bodies, some by a process that includes all of the set of sequential processing steps of the process being tested including steps for forming trenches in the semiconductive bodies having specific crystallographic orientations, and others by a process that includes different subsets of said set, the subsets including steps for forming trenches in the semiconductive bodies having crystallographic orientations different from the specific orientations; and comprising the defect densities in the plurality of processed semiconductive bodies for determining the effect on defect densities of the steps of the manufacturing process for use in modifying the manufacturing process for reducing the defect density of the integrated circuits produced.
Claim 2
Independent Claim
161 words
A method of testing an integrated circuit manufacturing process, which comprises a set of sequential processing steps, for crystalline defect densities produced by the process so that the process may be modified to achieve a decrease in the crystalline defect density in the integrated circuits comprising the steps of: processing a plurality of semiconductive bodies, some by a process that includes all of the set of sequential processing steps of the process being tested including steps for forming trenches in the semiconductive bodies having specific crystallographic orientations, and others by a process that includes different subsets of said set, the subsets including steps for forming trenches in the semiconductive bodies having crystallographic orientations different from the specific orientations; and comprising the defect densities in the plurality of processed semiconductive bodies for determining the effect on defect densities of the steps of the manufacturing process for use in modifying the manufacturing process for reducing the defect density of the integrated circuits produced.
Claim 3
Dependent Claim
23 words
The method of testing of claim 1 in which all of the semiconductive bodies are processed as different parts of a common wafer.
Claim 4
Dependent Claim
25 words
The method of testing of claim 1 in which said some of said others of the semiconductive bodies are processed as parts of different wafers.
Claim 5
Dependent Claim
32 words
The method of testing of claim 1 in which relatively wide relatively shallow trenches and relatively narrow relatively deep trenches are oriented in different crystallographic orientations in subsets of sequential processing steps.
Claim 6
Independent Claim
156 words
A method of reducing the crystalline defect density formed in a semiconductive wafer that houses a dynamic random access memory comprising the steps of: subjecting one portion of a crystalline semiconductive wafer to a set of sequential processing steps for forming therein a dynamic random access memory that is amenable to electrical testing; forming in said wafer, simultaneously with the formation of said memory, a plurality of test structures, each by subjecting a different portion of the wafer to a different subset of the set of processing steps, the subsets producing variations in the orientation of trenches of the dynamic random access memory with respect to crystallographic axes and in the overlap of various regions of the dynamic random access memory; measuring the defect densities in the test structures for identifying the processing steps responsible for defect creation; and modifying processing steps responsible for defect creation for reducing defect density in the dynamic random access memory.
Claim 7
Independent Claim
156 words
A method of reducing the crystalline defect density formed in a semiconductive wafer that houses a dynamic random access memory comprising the steps of: subjecting one portion of a crystalline semiconductive wafer to a set of sequential processing steps for forming therein a dynamic random access memory that is amenable to electrical testing; forming in said wafer, simultaneously with the formation of said memory, a plurality of test structures, each by subjecting a different portion of the wafer to a different subset of the set of processing steps, the subsets producing variations in the orientation of trenches of the dynamic random access memory with respect to crystallographic axes and in the overlap of various regions of the dynamic random access memory; measuring the defect densities in the test structures for identifying the processing steps responsible for defect creation; and modifying processing steps responsible for defect creation for reducing defect density in the dynamic random access memory.
Claim 8
Independent Claim
222 words
A method for making a switched capacitor dynamic random access memory comprising the steps of: etching in a monocrystalline silicon wafer first and second sets of trenches, the first set including trenches that are relatively deep and relatively narrow for serving to house one plate of switched capacitors of memory cells of the dynamic random access memory and the second set including trenches that are relatively shallow and relatively wide for serving to house isolation regions in the memory cells; oxidizing walls of the trenches in the first set to form dielectrics of the switched capacitors; filling the trenches of the first set selectively with polycrystalline silicon to form one plate of each of the switched capacitors; filling the trenches of the second set with silicon dioxide; forming gates on a surface of the silicon wafer; ion implanting selected regions on opposite sides of each gate to form source and drain regions of the memory cells; forming a conductive strap on the surface of the silicon wafer interconnecting each source region with the polycrystalline fill of a deep trench; and characterized in that the orientation of the set of deep narrow trenches is in the 110 crystallographic direction of the silicon wafer and the orientation of the set of shallow wide trenches is in a 100 crystallographic direction of the silicon wafer.
Claim 9
Independent Claim
222 words
A method for making a switched capacitor dynamic random access memory comprising the steps of: etching in a monocrystalline silicon wafer first and second sets of trenches, the first set including trenches that are relatively deep and relatively narrow for serving to house one plate of switched capacitors of memory cells of the dynamic random access memory and the second set including trenches that are relatively shallow and relatively wide for serving to house isolation regions in the memory cells; oxidizing walls of the trenches in the first set to form dielectrics of the switched capacitors; filling the trenches of the first set selectively with polycrystalline silicon to form one plate of each of the switched capacitors; filling the trenches of the second set with silicon dioxide; forming gates on a surface of the silicon wafer; ion implanting selected regions on opposite sides of each gate to form source and drain regions of the memory cells; forming a conductive strap on the surface of the silicon wafer interconnecting each source region with the polycrystalline fill of a deep trench; and characterized in that the orientation of the set of deep narrow trenches is in the 110 crystallographic direction of the silicon wafer and the orientation of the set of shallow wide trenches is in a 100 crystallographic direction of the silicon wafer.
Claim 10
Dependent Claim
28 words
The method of claim 6 further characterized in that the configuration of the wide shallow trenches is shaped to reduce the overlap of the gates over such trenches.
References Cited (Backward Citations)
US3304594A
Cited
US3615463A
Cited
US3751647A
Cited
US3842491A
Cited
DE2707612A1
Cited
JPS54110787A
Cited
GB2030361A
Cited
US4364010A
Cited
US4347479A
Cited
US4386459A
Cited
JPS57121244A
Cited
US4672314A
Cited
EP0213409A1
Cited
US4739388A
Cited
US5051690A
Cited
JPH01161845A
Cited
US4855253A
Cited
JPH0444244A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-19 | 2000-05-20 | 2000-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-19 | 2004-05-20 | 2004-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-19 | 2008-05-20 | 2008-11-19 | $7700.00 | Window Closed / Lapsed |