US5543654A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Contoured-tub fermi-threshold field effect transistor and method of forming same
Assignee: Thunderbird Technologies Inc
•
Filing: 1994-12-07
•
Granted: 1996-08-06
•
Expires: 2014-12-07
Abstract
Abstract A Fermi-threshold field effect transistor includes a contoured-tub region of the same conductivity type as the source, drain and channel regions and having nonuniform tub depth. The contoured-tub is preferably deeper under the source and/or drain regions than under the channel region. Thus, the tub-substrate junction is deeper under the source and/or drain regions than under the channel region. The diffusion capacitance is thereby reduced compared to a tub having a uniform tub depth, so that a high saturation current is produced at low voltages. The contoured-tub may be formed by an additional implant into the substrate using the gate as a mask.
Inventors
- 👤 Michael W. Dennen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 18:14
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D30/637; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D62/378; H10P; H10P30/00; H10P30/20; H10P30/22; H10P30/221; H10P30/222
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
157 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, said tub region extending a first predetermined depth from said substrate face to below at least one of said spaced apart source and drain regions and extending a second predetermined depth from said substrate face to below said channel region, wherein said second predetermined depth is less than said first predetermined depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively.
Claim 2
Dependent Claim
157 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, said tub region extending a first predetermined depth from said substrate face to below at least one of said spaced apart source and drain regions and extending a second predetermined depth from said substrate face to below said channel region, wherein said second predetermined depth is less than said first predetermined depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively.
Claim 3
Dependent Claim
43 words
A field effect transistor according to claim 1 wherein said channel region extends a third predetermined depth from said substrate face, said second predetermined depth being selected to produce zero static electric field perpendicular to said substrate face at said third predetermined depth.
Claim 4
Dependent Claim
35 words
A field effect transistor according to claim 1 wherein said second predetermined depth is selected to produce a threshold voltage for said field effect transistor which is twice the Fermi potential of said semiconductor substrate.
Claim 5
Dependent Claim
76 words
A field effect transistor according to claim 1 wherein said channel region extends a third predetermined depth from said substrate face, said second predetermined depth being selected to allow carriers of said second conductivity type to flow from said source region to said drain region in said channel region, extending from said third predetermined depth towards said substrate face upon application of voltage to said gate contact beyond the threshold voltage of said field effect transistor.
Claim 6
Dependent Claim
69 words
A field effect transistor according to claim 1 wherein said channel region extends a third predetermined depth from said substrate face, at least one of said second and third predetermined depths being selected to allow carriers of said second conductivity type to flow within said channel region, from said source region to said drain region and beneath said substrate face, without creating an inversion layer in said channel region.
Claim 7
Dependent Claim
38 words
A field effect transistor according to claim 1 wherein said first predetermined depth is selected to deplete said tub region, between said first predetermined depth and said source region, upon application of zero bias to said source contact.
Claim 8
Dependent Claim
38 words
A field effect transistor according to claim 1 wherein said first predetermined depth is selected to deplete said tub region, between said first predetermined depth and said drain region, upon application of zero bias to said drain contact.
Claim 9
Dependent Claim
26 words
A field effect transistor according to claim 1 wherein said substrate is doped said first conductivity type at a uniform doping concentration adjacent said tub region.
Claim 10
Dependent Claim
87 words
A field effect transistor according to claim 1 wherein said substrate is doped at a doping concentration N sub , has an intrinsic carrier concentration n i at temperature T degrees Kelvin and a Permittivity ε s ; wherein said tub region is doped at a doping concentration N tub ; wherein said source extends a fourth predetermined depth X j from said substrate face; and wherein said first predetermined depth is equal to: ##EQU36## where q is 1.6×10 -19 coulombs and k is 1.38×10 -23 Joules/°Kelvin.
Claim 11
Dependent Claim
139 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth below said spaced apart source and drain regions relative to below said channel region; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively.
Claim 12
Dependent Claim
139 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth below said spaced apart source and drain regions relative to below said channel region; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively.
Claim 13
Dependent Claim
158 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub reckon of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said channel region extends a predetermined depth from said substrate face, said nonuniform tub depth being selected to produce zero static electric field perpendicular to said substrate face at said predetermined depth.
Claim 14
Dependent Claim
158 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub reckon of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said channel region extends a predetermined depth from said substrate face, said nonuniform tub depth being selected to produce zero static electric field perpendicular to said substrate face at said predetermined depth.
Claim 15
Dependent Claim
152 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said nonuniform tub depth is selected to produce a threshold voltage for said field effect transistor which is twice the Fermi potential of said semiconductor substrate.
Claim 16
Dependent Claim
152 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said nonuniform tub depth is selected to produce a threshold voltage for said field effect transistor which is twice the Fermi potential of said semiconductor substrate.
Claim 17
Dependent Claim
191 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said channel region extends a predetermined depth from said substrate face, said nonuniform tub depth being selected to allow carriers of said second conductivity type to flow from said source region to said drain region in said channel region, extending from said predetermined depth towards said substrate face upon application of voltage to said gate contact beyond the threshold voltage of said field effect transistor.
Claim 18
Dependent Claim
191 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said channel region extends a predetermined depth from said substrate face, said nonuniform tub depth being selected to allow carriers of said second conductivity type to flow from said source region to said drain region in said channel region, extending from said predetermined depth towards said substrate face upon application of voltage to said gate contact beyond the threshold voltage of said field effect transistor.
Claim 19
Dependent Claim
70 words
A field effect transistor according to claim 10 wherein said channel region extends a predetermined depth from said substrate face, at least one of said predetermined depth and said nonuniform tub depth being selected to allow carriers of said second conductivity type to flow within said channel region, from said source region to said drain region and beneath said substrate face, without creating an inversion layer in said channel region.
Claim 20
Dependent Claim
150 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said nonuniform tub depth is selected to deplete said tub region, under said source region, upon application of zero bias to said source contact.
Claim 21
Dependent Claim
150 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said nonuniform tub depth is selected to deplete said tub region, under said source region, upon application of zero bias to said source contact.
Claim 22
Dependent Claim
150 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said nonuniform tub depth is selected to deplete said tub region, under said drain region, upon application of zero bias to said drain contact.
Claim 23
Dependent Claim
150 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face, surrounding said spaced apart source and drain regions and said channel region, wherein said tub region has nonuniform tub depth; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively; wherein said nonuniform tub depth is selected to deplete said tub region, under said drain region, upon application of zero bias to said drain contact.
Claim 24
Dependent Claim
26 words
A field effect transistor according to claim 10 wherein said substrate is doped said first conductivity type at a uniform doping concentration adjacent said tub region.
Claim 25
Dependent Claim
190 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type at a doping concentration N sub , having intrinsic carrier concentration N i at temperature T degrees Kelvin and a Permittivity ε s ; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof extending a depth X j from said substrate face; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face and being doped at a doping concentration N tub , said tub region extending a first predetermined depth from said substrate face to below said spaced apart source and drain regions, wherein said first predetermined depth is equal to: ##EQU37## where q is 1.6×10 -19 coulombs and k is 1.38×10 -23 Joules/°Kelvin; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively.
Claim 26
Dependent Claim
190 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type at a doping concentration N sub , having intrinsic carrier concentration N i at temperature T degrees Kelvin and a Permittivity ε s ; spaced apart source and drain regions of second conductivity type in said semiconductor substrate at a face thereof extending a depth X j from said substrate face; a channel region of said second conductivity type in said semiconductor substrate at said substrate face, between said spaced apart source and drain regions; a tub region of said second conductivity type in said semiconductor substrate at said substrate face and being doped at a doping concentration N tub , said tub region extending a first predetermined depth from said substrate face to below said spaced apart source and drain regions, wherein said first predetermined depth is equal to: ##EQU37## where q is 1.6×10 -19 coulombs and k is 1.38×10 -23 Joules/°Kelvin; a gate insulating layer on said substrate face between said spaced apart source and drain regions; and source, drain and gate contacts for contacting said source and drain regions and said gate insulating layer respectively.
Claim 27
Dependent Claim
62 words
A field effect transistor according to claim 18 wherein said tub region extends a second predetermined depth from said substrate face to below said channel region, and wherein said channel region extends a third predetermined depth from said substrate face, said second predetermined depth being selected to produce zero static electric field perpendicular to said substrate face at said third predetermined depth.
Claim 28
Dependent Claim
54 words
A field effect transistor according to claim 18 wherein said tub region extends a second predetermined depth from said substrate face to below said channel region, and wherein said second predetermined depth is selected to produce a threshold voltage for said field effect transistor which is twice the Fermi potential of said semiconductor substrate.
Claim 29
Dependent Claim
95 words
A field effect transistor according to claim 18 wherein said tub region extends a second predetermined depth from said substrate face to below said channel region, and wherein said channel region extends a third predetermined depth from said substrate face, said second predetermined depth being selected to allow carriers of said second conductivity type to flow from said source region to said drain region in said channel region, extending from said third predetermined depth towards said substrate face upon application of voltage to said gate contact beyond the threshold voltage of said field effect transistor.
Claim 30
Dependent Claim
88 words
A field effect transistor according to claim 18 wherein said tub region extends a second predetermined depth from said substrate face to below said channel region, and wherein said channel region extends a third predetermined depth from said substrate face, at least one of said second and third predetermined depths being selected to allow carriers of said second conductivity type to flow within said channel region, from said source region to said drain region and beneath said substrate face, without creating an inversion layer in said channel region.
Claim 31
Dependent Claim
26 words
A field effect transistor according to claim 18 wherein said substrate is doped said first conductivity type at a uniform doping concentration adjacent said tub region.
References Cited (Backward Citations)
US3653978A
Cited
US3789504A
Cited
US3872491A
Cited
US4042945A
Cited
US4994872A
Cited
US4092548A
Cited
US4108686A
Cited
JPS5587483A
Cited
JPS5587481A
Cited
US4274105A
Cited
JPS5691473A
Cited
JPS5710268A
Cited
EP0070744A2
Cited
EP0073623A2
Cited
DE3138747A1
Cited
SU1097139A1
Cited
USRE32800E
Cited
US4491807A
Cited
JPS5929460A
Cited
US4697198A
Cited
JPS6153775A
Cited
JPS61160975A
Cited
US4831422A
Cited
US4737471A
Cited
US4701775A
Cited
US4819043A
Cited
US4841346A
Cited
JPS62248255A
Cited
US4771012A
Cited
JPS6353975A
Cited
US5192990A
Cited
EP0274278A1
Cited
US4928156A
Cited
US4907048A
Cited
US4899202A
Cited
US4984043A
Cited
US4990974A
Cited
US5151759A
Cited
US5119152A
Cited
US5194923A
Cited
US5369295A
Cited
US5374836A
Cited
US5440160A
Cited
US5371396A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-08-06 | 2000-02-05 | 2000-08-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-08-06 | 2004-02-05 | 2004-08-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-08-06 | 2008-02-05 | 2008-08-06 | $7700.00 | Window Closed / Lapsed |