← Back to Patent Explorer
US4042945A Expired / Lapsed US ⏱️ 0.0 years remaining

N-channel MOS transistor

Assignee: Amtel Corp
•
Filing: 1975-07-14
•
Granted: 1977-08-16
•
Expires: 1995-07-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An N-channel MOS transistor wherein two layers of different dielectric materials (e.g., silicon dioxide and silicon nitride) are used in conjunction with a P-doped silicon gate to permit the use of a higher resistivity P-type substrate. This enables a higher junction breakdown voltage and a higher threshold voltage without a reverse bias on the substrate due to an increase in the work function difference between the gate and substrate. Because of the lower concentration (i.e., higher resistivity) of the substrate, high frequency response is increased due to lower drain-source capacitance.

Inventors

  • 👤 Hung C. Lin
  • 👤 Marvin H. White

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 16:37
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/68; H10D64/681; H10D64/685; H10D30/00; H10D30/60; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/378; H10D64/691; H10D64/693

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 150 words
An N-channel enhancement mode field effect transistor comprising: a. a substrate of P-type semiconductor material having an impurity concentration less than 10 15 atoms per cubic centimeter; b. first and second N-type regions within said substrate, said region respectively forming the drain and source regions of said transistor; c. a first layer of dielectric material formed on the surface of said substrate and covering area of said substrate between said drain and source regions; d. a second layer of insulating material overlying said first layer; e. a layer of P-type silicon deposited on said second insulating layer, said silicon layer forming the gate of said transistor; wherein: f. the characteristics and dimension of said substrate, said first and second insulating layers and said layers of P-type silicon are selected to cause the threshold voltage of said transistor, as calculated from the following equation: ##EQU3## to have a selected positive value.
Claim 2
Dependent Claim 150 words
An N-channel enhancement mode field effect transistor comprising: a. a substrate of P-type semiconductor material having an impurity concentration less than 10 15 atoms per cubic centimeter; b. first and second N-type regions within said substrate, said region respectively forming the drain and source regions of said transistor; c. a first layer of dielectric material formed on the surface of said substrate and covering area of said substrate between said drain and source regions; d. a second layer of insulating material overlying said first layer; e. a layer of P-type silicon deposited on said second insulating layer, said silicon layer forming the gate of said transistor; wherein: f. the characteristics and dimension of said substrate, said first and second insulating layers and said layers of P-type silicon are selected to cause the threshold voltage of said transistor, as calculated from the following equation: ##EQU3## to have a selected positive value.
Claim 3
Dependent Claim 28 words
The N-channel, enhancement-mode field effect transistor of claim 1 wherein said substrate of P-type semiconductive material has an impurity concentration less than 10 15 atoms per cubic centimeter.
Claim 4
Dependent Claim 38 words
The N-channel, enhancement-mode field effect transistor of claim 1 wherein said first layer of dielectric material comprises silicon dioxide and the second layer of dielectric material is selected from the group consisting of silicon nitride and aluminum oxide.
Claim 5
Dependent Claim 19 words
The N-channel, enhancement-mode field effect transistor of claim 1 wherein said second layer of dielectric material comprises silicon nitride.

References Cited (Backward Citations)

US3633078A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-08-15 1981-02-14 1981-08-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-08-15 1985-02-14 1985-08-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-08-15 1989-02-14 1989-08-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag