US5440160A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High saturation current, low leakage current fermi threshold field effect transistor
Assignee: Thunderbird Technologies Inc
•
Filing: 1994-01-05
•
Granted: 1995-08-08
•
Expires: 2014-01-05
Abstract
Abstract A high saturation current, low leakage, Fermi threshold field effect transistor includes a predetermined minimum doping concentration of the source and drain facing the channel to maximize the saturation current of the transistor. Source and drain doping gradient regions between the source/drain and the channel, respectively, of thickness greater than 300 Å are also provided. The threshold voltage of the Fermi-FET may also be lowered from twice the Fermi potential of the substrate, while still maintaining zero static electric field in the channel perpendicular to the substrate, by increasing the doping concentration of the channel from that which produces a threshold voltage of twice the Fermi potential. By maintaining a predetermined channel depth, preferably about 600 Å, the saturation current and threshold voltage may be independently varied by increasing the source/drain doping concentration facing the channel and by increasing the excess carrier concentration in the channel, respectively. A Fermi-FET having a gate insulator thickness of less than 120 Å, and a channel length of less than about 1 μm can thereby provide a P-channel saturation current of at least 4 amperes per centimeter of channel width and an N-channel saturation current of at least 7 amperes per centimeter of channel width, with a leakage current of less than 10 picoamperes per micron of channel length using power supplies of between 0 and 5 volts.
Inventors
- 👤 Albert W. Vinal
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 15:27
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D30/00; H10D30/60; H10D30/637; H10D62/378; H10P; H10P30/00; H10P30/20; H10P30/222
Claims Analysis
Total Claims: 40
Claim 1
Independent Claim
193 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; a tub region of second conductivity type in said substrate at a surface thereof, and extending a first depth from said substrate surface; spaced apart source and drain regions of said second conductivity type in said tub region at said substrate surface; a channel of said second conductivity type in said tub region, between said spaced apart source and drain regions, and extending a second depth from said substrate surface, wherein said second depth is less than said first depth, at least one of said first and second depths being selected to produce zero static electric field perpendicular to said substrate surface, from said substrate surface to said second depth, and at least one of said source and drain regions being doped said second conductivity type facing said channel at a doping concentration which is sufficiently high to maximize the saturation current of said field effect transistor; a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
Claim 2
Dependent Claim
193 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; a tub region of second conductivity type in said substrate at a surface thereof, and extending a first depth from said substrate surface; spaced apart source and drain regions of said second conductivity type in said tub region at said substrate surface; a channel of said second conductivity type in said tub region, between said spaced apart source and drain regions, and extending a second depth from said substrate surface, wherein said second depth is less than said first depth, at least one of said first and second depths being selected to produce zero static electric field perpendicular to said substrate surface, from said substrate surface to said second depth, and at least one of said source and drain regions being doped said second conductivity type facing said channel at a doping concentration which is sufficiently high to maximize the saturation current of said field effect transistor; a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
Claim 3
Dependent Claim
102 words
The field effect transistor of claim 1 wherein the doping concentration of said at least one of said source and drain regions is at least: ##EQU91## where: E s =Permittivity of substrate φ x =Flat band voltage between said at least one of said source and drain regions and said channel q=1.6×10 -19 coulomb e i =Permittivity of the gate insulating layer L o =Channel length V gmax =Maximum gate voltage anticipated V t =Threshold voltage Y f =Depth of the channel adjacent the source and drain regions T ox =Gate insulating layer thickness δ=Flow depth of excess carriers in the channel.
Claim 4
Dependent Claim
38 words
The field effect transistor of claim 1 wherein at least one of said first and second depths are selected to produce a threshold voltage for said field effect transistor which is twice the Fermi-potential of said semiconductor substrate.
Claim 5
Dependent Claim
40 words
The field effect transistor of claim 1 wherein at least one of said first and second depths are selected to produce a threshold voltage for said field effect transistor which is less than twice the Fermi-potential of said semiconductor substrate.
Claim 6
Dependent Claim
67 words
The field effect transistor of claim 1 wherein at least one of said first and second depths are selected to allow carriers of said second conductivity type to flow from said source region to said drain region in said channel region, extending from said second depth toward said substrate surface upon application of voltage to said gate electrode beyond the threshold voltage of said field effect transistor.
Claim 7
Dependent Claim
55 words
The field effect transistor of claim 1 wherein said at least one of said first and second depths are selected to allow carriers of said second conductivity type to flow within said channel region, from said source region to said drain region and beneath said substrate surface, without creating an inversion layer in said channel.
Claim 8
Dependent Claim
27 words
The field effect transistor of claim 2 wherein said channel is doped said second conductivity type at a concentration of less than 5×10 16 cm -3 .
Claim 9
Dependent Claim
51 words
The field effect transistor of claim 1 wherein said substrate is doped at a first doping concentration of said first conductivity type; wherein said tub region is doped at a second doping concentration of said second conductivity type; and wherein said first doping concentration is greater than said second doping concentration.
Claim 10
Dependent Claim
23 words
The field effect transistor of claim 8 wherein said first doping concentration is at least four times greater than said second doping concentration.
Claim 11
Dependent Claim
193 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; a tub region of second conductivity type in said substrate at a surface thereof, and extending a first depth from said substrate surface; spaced apart source and drain regions of said second conductivity type in said tub region at said substrate surface; a channel of said second conductivity type in said tub region, between said spaced apart source and drain regions, and extending a second depth from said substrate surface, wherein said second depth is less than said first depth, at least one of said first and second depths being selected to produce zero static electric field perpendicular to said substrate surface, from said substrate surface to said second depth, said channel being doped said second conductivity type at a channel doping concentration which is sufficiently high to lower the threshold voltage of said field effect transistor to below twice the Fermi potential of said semiconductor substrate; a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
Claim 12
Dependent Claim
193 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; a tub region of second conductivity type in said substrate at a surface thereof, and extending a first depth from said substrate surface; spaced apart source and drain regions of said second conductivity type in said tub region at said substrate surface; a channel of said second conductivity type in said tub region, between said spaced apart source and drain regions, and extending a second depth from said substrate surface, wherein said second depth is less than said first depth, at least one of said first and second depths being selected to produce zero static electric field perpendicular to said substrate surface, from said substrate surface to said second depth, said channel being doped said second conductivity type at a channel doping concentration which is sufficiently high to lower the threshold voltage of said field effect transistor to below twice the Fermi potential of said semiconductor substrate; a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
Claim 13
Dependent Claim
74 words
The field effect transistor of claim 10 wherein said threshold voltage of said field effect transistor is lowered to below twice the Fermi potential of said semiconductor substrate by an amount equal to: ##EQU92## where: q=1.6×10 -9 coulomb N ch =channel doping concentration T ox =Gate insulating layer thickness Y f =Depth of the Fermi-channel adjacent the source and drain regions e s =Permittivity of substrate e i =Permittivity of the gate insulating layer.
Claim 14
Dependent Claim
44 words
The field effect transistor of claim 10 wherein at least one of said source and drain regions are doped said second conductivity type facing said channel at a doping concentration which is sufficiently high to maximize the saturation current of said field effect transistor.
Claim 15
Dependent Claim
68 words
The field effect transistor of claim 10 wherein at least one of said first and second depths are selected to allow carriers of said second conductivity type to flow from said source region to said drain region in said channel region, extending from said second depth toward said substrate surface upon application of voltage to said gate electrode beyond the said threshold voltage of said field effect transistor.
Claim 16
Dependent Claim
55 words
The field effect transistor of claim 10 wherein said at least one of said first and second depths are selected to allow carriers of said second conductivity type to flow within said channel region, from said source region to said drain region and beneath said substrate surface, without creating an inversion layer in said channel.
Claim 17
Dependent Claim
20 words
The field effect transistor of claim 10 wherein said channel doping concentration is less than 5×10 16 cm 3 .
Claim 18
Dependent Claim
51 words
The field effect transistor of claim 10 wherein said substrate is doped at a first doping concentration of said first conductivity type; wherein said tub region is doped at a second doping concentration of said second conductivity type; and wherein said first doping concentration is greater than said second doping concentration.
Claim 19
Dependent Claim
23 words
The field effect transistor of claim 16 wherein said first doping concentration is at least four times greater than said second doping concentration.
Claim 20
Dependent Claim
79 words
The field effect transistor of claim 10 wherein said channel doping concentration is less than the source doping concentration, said field effect transistor further comprising: a source doping gradient region of said second conductivity type between said source region and said channel, and being doped at a doping gradient which decreases from said source doping concentration adjacent said source region to said channel doping concentration adjacent said channel, said source doping gradient region having thickness greater than 300 Ångstroms.
Claim 21
Dependent Claim
63 words
The field effect transistor of claim 18 further comprising: a drain doping gradient region of said second conductivity type between said drain region and said channel, and being doped at a doping gradient which decreases from the drain doping concentration adjacent said drain region to said channel doping concentration adjacent said channel, said drain doping gradient region having thickness greater than 300 Ångstroms.
Claim 22
Dependent Claim
23 words
The field effect transistor of claim 18 wherein said gate insulating layer and said gate electrodes extend over said source doping gradient region.
Claim 23
Dependent Claim
23 words
The field effect transistor of claim 19 wherein said gate insulating layer and said gate electrode extend over said drain doping gradient region.
Claim 24
Dependent Claim
229 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; a tub region of second conductivity type in said substrate at a surface thereof, and extending a first depth from said substrate surface; spaced apart source and drain regions of said second conductivity type in said tub region at said substrate surface; a channel of said second conductivity type in said tub region, between said spaced apart source and drain regions, and extending a second depth from said substrate surface, wherein said second depth is less than said first depth, at least one of said first and second depths being selected to produce zero static electric field perpendicular to said substrate surface, from said substrate surface to said second depth, and at least one of said source and drain regions being doped said second conductivity type facing said channel, at a first concentration which is sufficiently high to maximize the saturation current of said field effect transistor, said channel being doped said second conductivity type at a second concentration which is sufficiently high to lower the threshold voltage of said field effect transistor to below twice the Fermi potential of said semiconductor substrate; a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
Claim 25
Dependent Claim
229 words
A field effect transistor comprising: a semiconductor substrate of first conductivity type; a tub region of second conductivity type in said substrate at a surface thereof, and extending a first depth from said substrate surface; spaced apart source and drain regions of said second conductivity type in said tub region at said substrate surface; a channel of said second conductivity type in said tub region, between said spaced apart source and drain regions, and extending a second depth from said substrate surface, wherein said second depth is less than said first depth, at least one of said first and second depths being selected to produce zero static electric field perpendicular to said substrate surface, from said substrate surface to said second depth, and at least one of said source and drain regions being doped said second conductivity type facing said channel, at a first concentration which is sufficiently high to maximize the saturation current of said field effect transistor, said channel being doped said second conductivity type at a second concentration which is sufficiently high to lower the threshold voltage of said field effect transistor to below twice the Fermi potential of said semiconductor substrate; a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
Claim 26
Dependent Claim
102 words
The field effect transistor of claim 22 wherein the doping concentration of said at least one of the source and drain regions is at least: ##EQU93## where: E s =Permittivity of substrate φ x =Flat band voltage between said at least one of said source and drain regions and said channel q=1.6×10 -19 coulomb e i =Permittivity of the gate insulating layer L o =Channel length V gmax =Maximum gate voltage anticipated V t =Threshold voltage Y f =Depth of the channel adjacent the source and drain regions T ox =Gate insulating layer thickness δ=Flow depth of excess carriers in the channel.
Claim 27
Dependent Claim
87 words
The field effect transistor of claim 23 wherein said threshold voltage of said field effect transistor is lowered to below twice the Fermi potential of said semiconductor substrate by an amount equal to: ##EQU94## where: ΔV T =Change in threshold voltage from twice the Fermi potential of the substrate q=1.6×10 -9 coulomb N ch =second concentration T ox =Gate insulating layer thickness Y f =Depth of the channel adjacent the source and drain regions e s =Permittivity of substrate e i =Permittivity of the gate insulating layer.
Claim 28
Dependent Claim
68 words
The field effect transistor of claim 22 wherein at least one of said first and second depths are selected to allow carriers of said second conductivity type to flow from said source region to said drain region in said channel region, extending from said second depth toward said substrate surface upon application of voltage to said gate electrode beyond the said threshold voltage of said field effect transistor.
Claim 29
Dependent Claim
55 words
The field effect transistor of claim 22 wherein said at least one of said first and second depths are selected to allow carriers of said second conductivity type to flow within said channel region, from said source region to said drain region and beneath said substrate surface, without creating an inversion layer in said channel.
Claim 30
Dependent Claim
20 words
The field effect transistor of claim 22 wherein said channel doping concentration is less than 5×10 16 cm 3 .
Claim 31
Dependent Claim
51 words
The field effect transistor of claim 22 wherein said substrate is doped at a third doping concentration of said first conductivity type; wherein said tub region is doped at a fourth doping concentration of said second conductivity type; and wherein said third doping concentration is greater than said fourth doping concentration.
Claim 32
Dependent Claim
23 words
The field effect transistor of claim 28 wherein said third doping concentration is at least four times greater than said fourth doping concentration.
Claim 33
Dependent Claim
79 words
The field effect transistor of claim 22 wherein said channel doping concentration is less than the source doping concentration, said field effect transistor further comprising: a source doping gradient region of said second conductivity type between said source region and said channel, and being doped at a doping gradient which decreases from said source doping concentration adjacent said source region to said channel doping concentration adjacent said channel, said source doping gradient region having thickness greater than 300 Ångstroms.
Claim 34
Dependent Claim
63 words
The field effect transistor of claim 30 further comprising: a drain doping gradient region of said second conductivity type between said drain region and said channel, and being doped at a doping gradient which decreases from the drain doping concentration adjacent said drain region to said channel doping concentration adjacent said channel, said drain doping gradient region having thickness greater than 300 Ångstroms.
Claim 35
Dependent Claim
23 words
The field effect transistor of claim 30 wherein said gate insulating layer and said gate electrodes extend over said source doping gradient region.
Claim 36
Dependent Claim
23 words
The field effect transistor of claim 31 wherein said gate insulating layer and said gate electrode extend over said drain doping gradient region.
Claim 37
Dependent Claim
149 words
A field effect transistor comprising: a semiconductor substrate having a first doping concentration of first conductivity type; a tub region having a second doping concentration of second conductivity type in said substrate at a surface thereof, and extending a first depth from said substrate surface; spaced apart source and drain regions of said second conductivity type in said tub region at said substrate surface; a channel of said second conductivity type in said tub region, between said spaced apart source and drain regions, and extending a second depth from said substrate surface, wherein said second depth is less than said first depth, and wherein said first doping concentration is greater than said second doping concentration; a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
Claim 38
Dependent Claim
149 words
A field effect transistor comprising: a semiconductor substrate having a first doping concentration of first conductivity type; a tub region having a second doping concentration of second conductivity type in said substrate at a surface thereof, and extending a first depth from said substrate surface; spaced apart source and drain regions of said second conductivity type in said tub region at said substrate surface; a channel of said second conductivity type in said tub region, between said spaced apart source and drain regions, and extending a second depth from said substrate surface, wherein said second depth is less than said first depth, and wherein said first doping concentration is greater than said second doping concentration; a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
Claim 39
Dependent Claim
23 words
The field effect transistor of claim 34 wherein said first doping concentration is at least four times greater than said second doping concentration.
Claim 40
Dependent Claim
39 words
The field effect transistor of claim 34 wherein at least one of said first and said second depths are selected to produce zero static electric field perpendicular to said substrate surface from said substrate surface to said second depth.
References Cited (Backward Citations)
US3653978A
Cited
US3789504A
Cited
US3872491A
Cited
US4042945A
Cited
US4994872A
Cited
US4108686A
Cited
JPS5587481A
Cited
JPS5587483A
Cited
US4274105A
Cited
JPS5691473A
Cited
JPS5710268A
Cited
EP0070744A2
Cited
EP0073623A2
Cited
DE3138747A1
Cited
SU1097139A1
Cited
USRE32800E
Cited
US4491807A
Cited
JPS5929460A
Cited
US4697198A
Cited
JPS6153775A
Cited
JPS61160975A
Cited
US4831422A
Cited
US4737471A
Cited
US4701775A
Cited
US4819043A
Cited
US4841346A
Cited
JPS62248255A
Cited
US4771012A
Cited
JPS6353975A
Cited
US5192990A
Cited
EP0274278A1
Cited
US4928156A
Cited
US4907048A
Cited
US4899202A
Cited
US4990974A
Cited
US5151759A
Cited
US4984043A
Cited
US5119152A
Cited
US5194923A
Cited
US5367186A
Cited
US5369295A
Cited
US5374836A
Cited
US5362982A
Cited
US5371396A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-08-07 | 1999-02-06 | 1999-08-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-08-07 | 2003-02-06 | 2003-08-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-08-07 | 2007-02-06 | 2007-08-08 | $7700.00 | Window Closed / Lapsed |