US5453403A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of beveled contact opening formation
Assignee: GlobalFoundries Singapore Pte Ltd
•
Filing: 1994-10-24
•
Granted: 1995-09-26
•
Expires: 2014-10-24
Abstract
Abstract This invention provides a method of forming contact holes and via holes in interlevel dielectric which insure good metal stepcoverage. The contact or via holes have tapered sides and smoothed edges. The method uses isotropic etching, anisotropic etching, and argon sputter etching in vacuum and does not require high temperature contact reflow. The final argon sputter etch is a timed etch that smoothes all sharp edges, exposes the regions where electrical contact will be made, and planarizes the interlevel dielectric.
Inventors
- 👤 Teo Y. Meng
- 👤 Liu Lianjun
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:05
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081; H10W20/082
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
276 words
A method of forming a tapered contact or via hole opening, comprising the steps of: providing an integrated circuit structure having a silicon substrate with device elements contained therein, an interlevel dielectric layer thereover, and metal contact areas under said interlevel dielectric layer; forming a photoresist masking layer over said interlevel dielectric layer; forming contact or via hole openings in said photoresist masking layer directly over said metal contact areas; forming primary contact cavities in said interlevel dielectric layer by means of a first vertical anisotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact areas; forming secondary contact cavities by enlarging said primary contact cavities by means of an isotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact areas; forming semifinal contact cavities by vertically extending said secondary contact cavities by means of a second vertical anisotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact area; removing said photoresist masking layer; and subjecting said integrated circuit structure to an Argon sputter etch thereby forming final contact cavities from said semifinal contact cavities, smoothing the sharp edges in said final contact cavities, removing the remaining interlevel dielectric layer over said metal contact areas thereby exposing said metal contact areas, and planarizing said interlevel dielectric layer.
Claim 2
Independent Claim
276 words
A method of forming a tapered contact or via hole opening, comprising the steps of: providing an integrated circuit structure having a silicon substrate with device elements contained therein, an interlevel dielectric layer thereover, and metal contact areas under said interlevel dielectric layer; forming a photoresist masking layer over said interlevel dielectric layer; forming contact or via hole openings in said photoresist masking layer directly over said metal contact areas; forming primary contact cavities in said interlevel dielectric layer by means of a first vertical anisotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact areas; forming secondary contact cavities by enlarging said primary contact cavities by means of an isotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact areas; forming semifinal contact cavities by vertically extending said secondary contact cavities by means of a second vertical anisotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact area; removing said photoresist masking layer; and subjecting said integrated circuit structure to an Argon sputter etch thereby forming final contact cavities from said semifinal contact cavities, smoothing the sharp edges in said final contact cavities, removing the remaining interlevel dielectric layer over said metal contact areas thereby exposing said metal contact areas, and planarizing said interlevel dielectric layer.
Claim 3
Dependent Claim
14 words
The method of claim 1 wherein said interlevel dielectric layer is SiO 2 .
Claim 4
Dependent Claim
20 words
The method of claim 2 wherein said SiO 2 interlevel dielectric layer has a thickness of at least 10,000 Angstroms.
Claim 5
Dependent Claim
13 words
The method of claim 1 wherein said interlevel dielectric layer is borophosphosilicate glass.
Claim 6
Dependent Claim
20 words
The method of claim 4 wherein said borophosphosilicate glass interlevel dielectric layer has a thickness of at least 10,000 Angstroms.
Claim 7
Dependent Claim
30 words
The method of claim 1 wherein said first vertical anisotropic etch uses CF 4 +CHF 3 reactive ion etch at a temperature of between about 20° C. and 40° C.
Claim 8
Dependent Claim
30 words
The method of claim 1 wherein said second vertical anisotropic etch uses CF 4 +CHF 3 reactive ion etch at a temperature of between about 20° C. and 40° C.
Claim 9
Dependent Claim
16 words
The method of claim 1 wherein said isotropic etch uses wet or dry etching with HF.
Claim 10
Dependent Claim
28 words
The method of claim 1 wherein said Argon sputter etch uses CF 4 doped argon sputter etching having a CF 4 to argon ratio of less than 20%.
Claim 11
Dependent Claim
17 words
The method of claim 1 wherein said integrated circuit structure includes metal oxide semiconductor field effect transistors.
Claim 12
Dependent Claim
13 words
The method of claim 1 wherein said integrated circuit structure includes bipolar transistors.
Claim 13
Independent Claim
225 words
A method of forming a tapered contact or via hole opening, comprising the steps of: providing an integrated circuit structure having a silicon substrate with device elements contained therein, an interlevel dielectric layer thereover, and metal contact areas under said interlevel dielectric layer; forming a photoresist masking layer over said interlevel dielectric layer; forming contact or via hole openings in said photoresist masking layer directly over said metal contact areas; forming primary contact cavities in said interlevel dielectric layer by means of an isotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact areas; forming secondary contact cavities by vertically extending said primary contact cavities by means of a vertical anisotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact areas; removing said photoresist masking layer; and subjecting said integrated circuit structure to an Argon sputter etch thereby forming final contact cavities from said secondary contact cavities, smoothing the sharp edges in said final contact cavities, removing the remaining interlevel dielectric layer over said metal contact areas thereby exposing said metal contact areas, and planarizing said interlevel dielectric layer.
Claim 14
Independent Claim
225 words
A method of forming a tapered contact or via hole opening, comprising the steps of: providing an integrated circuit structure having a silicon substrate with device elements contained therein, an interlevel dielectric layer thereover, and metal contact areas under said interlevel dielectric layer; forming a photoresist masking layer over said interlevel dielectric layer; forming contact or via hole openings in said photoresist masking layer directly over said metal contact areas; forming primary contact cavities in said interlevel dielectric layer by means of an isotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact areas; forming secondary contact cavities by vertically extending said primary contact cavities by means of a vertical anisotropic etch of said interlevel dielectric layer through said contact or via hole openings in said photoresist masking layer so that a portion of said interlevel dielectric layer remains over said metal contact areas; removing said photoresist masking layer; and subjecting said integrated circuit structure to an Argon sputter etch thereby forming final contact cavities from said secondary contact cavities, smoothing the sharp edges in said final contact cavities, removing the remaining interlevel dielectric layer over said metal contact areas thereby exposing said metal contact areas, and planarizing said interlevel dielectric layer.
Claim 15
Dependent Claim
14 words
The method of claim 12 wherein said interlevel dielectric layer is SiO 2 .
Claim 16
Dependent Claim
19 words
The method of claim 13 wherein said SiO 2 interlevel dielectric layer has a thickness of about 10,000 Angstroms.
Claim 17
Dependent Claim
13 words
The method of claim 12 wherein said interlevel dielectric layer is borophosphosilicate glass.
Claim 18
Dependent Claim
20 words
The method of claim 15 wherein said borophosphosilicate glass interlevel dielectric layer has a thickness of at least 10,000 Angstroms.
Claim 19
Dependent Claim
16 words
The method of claim 12 wherein said isotropic etch uses wet or dry etching with HF.
Claim 20
Dependent Claim
27 words
The method of claim 12 wherein said vertical anisotropic etch uses CHF 3 +CHF 4 reactive ion etch at a temperature between about 20° C. and 40°.
Claim 21
Dependent Claim
28 words
The method of claim 12 wherein said Argon sputter etch uses CF 4 doped argon sputter etching having a CF 4 to argon ratio of less than 20%.
Claim 22
Dependent Claim
17 words
The method of claim 12 wherein said integrated circuit structure includes metal oxide semiconductor field effect transistors.
Claim 23
Dependent Claim
13 words
The method of claim 12 wherein said integrated circuit structure includes bipolar transistors.
References Cited (Backward Citations)
US4807016A
Cited
US4832788A
Cited
US4764245A
Cited
US4814041A
Cited
US4908333A
Cited
US4857141A
Cited
JPS643842A
Cited
US5155064A
Cited
US4889588A
Cited
US4902377A
Cited
JPH0316217A
Cited
US5219791A
Cited
US5203957A
Cited
US5180689A
Cited
US5294296A
Cited
US5320981A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-09-25 | 1999-03-27 | 1999-09-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-09-25 | 2003-03-27 | 2003-09-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-09-25 | 2007-03-27 | 2007-09-26 | $7700.00 | Window Closed / Lapsed |