US5296401A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MIS device having p channel MOS device and n channel MOS device with LDD structure and manufacturing method thereof
Assignee: Mitsubishi Electric Corp
•
Filing: 1992-11-09
•
Granted: 1994-03-22
•
Expires: 2012-11-09
Abstract
Abstract In a CMOS semiconductor device, a pMOS transistor and an nMOS transistor are formed on a single substrate. Each of the source/drain regions of the nMOS transistor and the pMOS transistor has LDD structure composed of a combination of a low concentration impurity region and a high concentration impurity region. The low concentration impurity region of the LDD structure of the pMOS transistor is formed in a self-align manner by ion implantation using a sidewall spacer with relatively thick film thickness. The low concentration impurity region of the LDD structure of the nMOS transistor is formed in a self-align manner by ion implantation using a relatively thin sidewall spacer as a mask. The sidewall spacer with thick film thickness of the pMOS transistor restrains that the channel between the source/drain regions is shortened due to thermal diffusion to cause punch through. As for the sidewall spacer of the nMOS transistor, its film thickness is selected to effectively restrain hot carrier effect in the vicinity of the drain and restrain degradation of current handling capability due to parasitic resistance to the minimum.
Inventors
- 👤 Katsuyoshi Mitsui
- 👤 Shigeki Komori
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:53
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/517; H10D64/518; H10D30/00; H10D30/60; H10D30/601; H10D30/605; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0184; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
390 words
A method of manufacturing a semiconductor device having a p-channel MOS type field effect transistor and a n-channel MOS type field effect transistor formed on a common semiconductor substrate, comprising the steps of: forming a p type transistor forming region for forming said n-channel MOS type field effect transistor and an n type transistor forming region for forming said p-channel MOS type field effect transistor in the main surface of the semiconductor substrate; forming a first insulating layer on a surface of said p type and n type transistor forming region; forming a polysilicon layer on an upper surface of said first insulating layer; patterning said polysilicon layer to form a first gate electrode over said n type transistor forming region and a second gate electrode over said p type transistor forming region; covering said p type transistor forming region and said second gate electrode with a first resist; implanting a p type impurity into said n type transistor forming region to form first and second low concentration p type impurity regions on opposite sides of said first gate electrode; removing said first resist; covering said n type transistor forming region and said first gate electrode with a second resist; implanting an n type impurity into said p type transistor forming region to form first and second low concentration n type impurity regions on opposite sides of said second gate electrode; removing said second resist layer; forming a second insulating layer on the first and second gate electrodes and on said first insulating layer adjacent said first and second gate electrodes; etching said second insulating layer to form sidewall spaces on opposite sides of each of said first and second gate electrodes; covering said n type transistor forming region with a third resist; etching said sidewall spacers formed on the sidewalls of said gate electrode of said p type transistor forming region to reduce a thickness thereof; implanting an n type impurity into said p type transistor forming region to form high concentration n type impurity regions on said opposite sides of said second gate electrode; removing said third resist; covering said p type transistor region with a fourth resist; and implanting a p type impurity into said n type transistor forming region to form high concentration p type impurity regions on said opposite sides of said first gate electrode.
Claim 2
Independent Claim
390 words
A method of manufacturing a semiconductor device having a p-channel MOS type field effect transistor and a n-channel MOS type field effect transistor formed on a common semiconductor substrate, comprising the steps of: forming a p type transistor forming region for forming said n-channel MOS type field effect transistor and an n type transistor forming region for forming said p-channel MOS type field effect transistor in the main surface of the semiconductor substrate; forming a first insulating layer on a surface of said p type and n type transistor forming region; forming a polysilicon layer on an upper surface of said first insulating layer; patterning said polysilicon layer to form a first gate electrode over said n type transistor forming region and a second gate electrode over said p type transistor forming region; covering said p type transistor forming region and said second gate electrode with a first resist; implanting a p type impurity into said n type transistor forming region to form first and second low concentration p type impurity regions on opposite sides of said first gate electrode; removing said first resist; covering said n type transistor forming region and said first gate electrode with a second resist; implanting an n type impurity into said p type transistor forming region to form first and second low concentration n type impurity regions on opposite sides of said second gate electrode; removing said second resist layer; forming a second insulating layer on the first and second gate electrodes and on said first insulating layer adjacent said first and second gate electrodes; etching said second insulating layer to form sidewall spaces on opposite sides of each of said first and second gate electrodes; covering said n type transistor forming region with a third resist; etching said sidewall spacers formed on the sidewalls of said gate electrode of said p type transistor forming region to reduce a thickness thereof; implanting an n type impurity into said p type transistor forming region to form high concentration n type impurity regions on said opposite sides of said second gate electrode; removing said third resist; covering said p type transistor region with a fourth resist; and implanting a p type impurity into said n type transistor forming region to form high concentration p type impurity regions on said opposite sides of said first gate electrode.
Claim 3
Independent Claim
288 words
A method of manufacturing a semiconductor device having a p-channel MIS type field effect transistor and an n-channel MIS type field effect transistor formed on a single semiconductor substrate, comprising the steps of: forming a p region for forming said n-channel MIS type field effect transistor and an n region for forming said p-channel MIS type field effect transistor in the main surface of the semiconductor substrate; forming a first insulating layer on said p and n regions on said main surface of said semiconductor substrate; forming a polysilicon layer on said first insulating layer; patterning said polysilicon layer to form a first gate electrode on said p region and a second electrode on said n region; implanting p type impurities into said n region using said first gate electrode as a mask to form low concentration p type impurity regions; implanting n type impurities into said p region using said second gate electrode as a mask to form low concentration n type impurity regions; forming a second insulating layer on said first insulating layer and said first and second gate electrodes; etching said second insulating layer to form insulating sidewalls on opposing ends of each of said first and second gate electrodes; etching the insulating sidewalls on said second gate electrode to a predetermined thickness in a gate length direction; implanting n type impurities into said p region using said second gate electrode and the insulating sidewalls on the second gate electrode as a mask to form high concentration n type impurity regions; and implanting p type impurities into said n region using said first gate electrode and the insulating sidewalls on the first gate electrode as a mask to form high concentration p type impurity regions.
Claim 4
Independent Claim
288 words
A method of manufacturing a semiconductor device having a p-channel MIS type field effect transistor and an n-channel MIS type field effect transistor formed on a single semiconductor substrate, comprising the steps of: forming a p region for forming said n-channel MIS type field effect transistor and an n region for forming said p-channel MIS type field effect transistor in the main surface of the semiconductor substrate; forming a first insulating layer on said p and n regions on said main surface of said semiconductor substrate; forming a polysilicon layer on said first insulating layer; patterning said polysilicon layer to form a first gate electrode on said p region and a second electrode on said n region; implanting p type impurities into said n region using said first gate electrode as a mask to form low concentration p type impurity regions; implanting n type impurities into said p region using said second gate electrode as a mask to form low concentration n type impurity regions; forming a second insulating layer on said first insulating layer and said first and second gate electrodes; etching said second insulating layer to form insulating sidewalls on opposing ends of each of said first and second gate electrodes; etching the insulating sidewalls on said second gate electrode to a predetermined thickness in a gate length direction; implanting n type impurities into said p region using said second gate electrode and the insulating sidewalls on the second gate electrode as a mask to form high concentration n type impurity regions; and implanting p type impurities into said n region using said first gate electrode and the insulating sidewalls on the first gate electrode as a mask to form high concentration p type impurity regions.
Claim 5
Dependent Claim
54 words
The method according to claim 2, wherein the step of patterning to form said first and second gate electrodes includes a step of controlling anisotropic etching to form said first and second gate electrodes having a trapezoidal shape, and the step of etching the insulating sidewalls on said second gate electrode includes anisotropic etching.
Claim 6
Dependent Claim
54 words
The method according to claim 2, wherein the step of patterning to form said first and second gate electrodes includes a step of controlling anisotropic etching to form said first and second gate electrodes having a rectangular shape, and the step of etching the insulating sidewalls on said second gate electrode includes isotropic etching.
Claim 7
Dependent Claim
54 words
The method according to claim 2, wherein the step of implanting n type impurities to form said low concentration n type impurity regions and the step of implanting p type impurities to form said low concentration p type impurity regions are performed by oblique ion implantation to the main surface of said semiconductor substrate.
References Cited (Backward Citations)
US4891326A
Cited
EP0169600A2
Cited
US4613882A
Cited
US4703551A
Cited
US4937645A
Cited
JPS63258069A
Cited
DE3818533A1
Cited
US5024960A
Cited
US4954867A
Cited
JPS6455855A
Cited
JPH0199259A
Cited
US4939100A
Cited
US4968639A
Cited
US4908327A
Cited
JPH01283956A
Cited
US4906588A
Cited
US5030582A
Cited
US4876213A
Cited
US4874713A
Cited
US4956311A
Cited
US5021354A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-03-21 | 1997-09-20 | 1998-03-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-03-21 | 2001-09-20 | 2002-03-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-03-21 | 2005-09-20 | 2006-03-22 | $7700.00 | Window Closed / Lapsed |