Patent US5227644A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5227644A Expired / Lapsed US ⏱️ 0.0 years remaining

Heterojunction field effect transistor with improve carrier density and mobility

Assignee: NEC Corp
•
Filing: 1991-06-03
•
Granted: 1993-07-13
•
Expires: 2011-06-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A field effect transistor comprising first and second electrodes, semiconductor layers connected to these electrodes to form a carrier channel between them and a control electrode is provided. Said semiconductor layers consisting essentially of: (a) a first semiconductor layer of a first semiconductor material having a low density of state of carrier formed on a substrate, (b) a second semiconductor layer of a second semiconductor material containing an impurity element and having a high density of state of carrier formed on the first semiconductor layer, and (c) a third semiconductor layer of a third semiconductor material having a low density of state of carrier formed on the second semiconductor layer, wherein the impurity element contained in the second semiconductor layer is of n-type when the carrier is an electron or of p-type when the carrier is a hole. By such combination as above of layers of low carrier density of state but high carrier mobility layers and a layer of low carrier mobility but high carrier density of state, higher concentration doping has been made possible. This is effective to realize a high performance FET suitable for larger scale integration.

Inventors

  • 👤 Kazuyoshi Ueno

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 12:05
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/473

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 140 words
A field effect transistor comprising a substrate, first and second electrodes, semiconductor layers connected to said first and second electrodes to form a carrier channel between said first and second electrodes and a control electrode, said semiconductor layers consisting essentially of: (a) a first semiconductor layer, formed on said substrate, of a first semiconductor material having a low density state of electrons, (b) a second semiconductor layer, formed on said first semiconductor layer, of a second semiconductor material containing an n-type impurity element and having a high density state of electrons, and (c) a third semiconductor layer, formed on said second semiconductor material, of a third semiconductor material having a low density state of electrons, said first and third semiconductor layers having such a small band discontinuity from the second semiconductor layer as to allow penetration of a wave function.
Claim 2
Dependent Claim 140 words
A field effect transistor comprising a substrate, first and second electrodes, semiconductor layers connected to said first and second electrodes to form a carrier channel between said first and second electrodes and a control electrode, said semiconductor layers consisting essentially of: (a) a first semiconductor layer, formed on said substrate, of a first semiconductor material having a low density state of electrons, (b) a second semiconductor layer, formed on said first semiconductor layer, of a second semiconductor material containing an n-type impurity element and having a high density state of electrons, and (c) a third semiconductor layer, formed on said second semiconductor material, of a third semiconductor material having a low density state of electrons, said first and third semiconductor layers having such a small band discontinuity from the second semiconductor layer as to allow penetration of a wave function.
Claim 3
Dependent Claim 34 words
The field effect transistor according to the claim 1, wherein the first, the second and the third semiconductor materials are selected from the group consisting of element semiconductor materials and III-V compound semiconductor materials.
Claim 4
Dependent Claim 43 words
The field effect transistor according to the claim 2, wherein the first and the third semiconductor materials are selected from the group consisting of GaAs and GaSb and the second semiconductor material is selected from the group consisting of Ge, Si and GeSi.
Claim 5
Dependent Claim 24 words
The field effect transistor according to the claim 1, wherein the thickness of the second semiconductor layer is in the range of 20-100 Å.
Claim 6
Dependent Claim 140 words
A field effect transistor comprising a substrate, first and second electrodes, semiconductor layers connected to said first and second electrodes to form a carrier channel between said first and second electrodes and a control electrode, said semiconductor layers consisting essentially of: (a) a first semiconductor layer, formed on said substrate, of a first semiconductor material having a low density state of holes, (b) a second semiconductor layer, formed on said first semiconductor layer, of a second semiconductor material containing a p-type impurity element and having a high density state of holes, and (c) a third semiconductor layer, formed on said second semiconductor layer, of a third semiconductor material having a low density state of holes, said first and third semiconductor layers having such a small band discontinuity from the second semiconductor layer as to allow penetration of a wave function.
Claim 7
Dependent Claim 140 words
A field effect transistor comprising a substrate, first and second electrodes, semiconductor layers connected to said first and second electrodes to form a carrier channel between said first and second electrodes and a control electrode, said semiconductor layers consisting essentially of: (a) a first semiconductor layer, formed on said substrate, of a first semiconductor material having a low density state of holes, (b) a second semiconductor layer, formed on said first semiconductor layer, of a second semiconductor material containing a p-type impurity element and having a high density state of holes, and (c) a third semiconductor layer, formed on said second semiconductor layer, of a third semiconductor material having a low density state of holes, said first and third semiconductor layers having such a small band discontinuity from the second semiconductor layer as to allow penetration of a wave function.
Claim 8
Dependent Claim 34 words
The field effect transistor according to the claim 5, wherein the first, the second and the third semiconductor materials are selected from the group consisting of element semiconductor materials and III-V compound semiconductor materials.
Claim 9
Dependent Claim 44 words
The field effect transistor according to the claim 6, wherein the first and the third semiconductor materials are selected from the group consisting of GeSi, Ge, InSb and GaSb and the second semiconductor material is selected from the group consisting of Si and CaAs.
Claim 10
Dependent Claim 37 words
The field effect transistor according to the claim 5, wherein the thickness of the second semiconductor layer is at least 20 Å and that of the first and the third semiconductor layers is at least 100 Å.
Claim 11
Dependent Claim 124 words
A field effect transistor comprising a substrate, first and second electrodes, semiconductor layers connected to said first and second electrodes to form a carrier channel between said first and second electrodes on the substrate and a control electrode, said semiconductor layers consisting essentially of: (a) a first semiconductor layer, formed on said substrate, of a GaAs material having a low density state of electrons, (b) a second semiconductor layer having a thickness of not more than 10 nm, formed on said first semiconductor layer, of a Ge material containing an n-type impurity element and having a high density state of electrons, and (c) a third semiconductor layer, formed on said second semiconductor layer, of a GaAs material having a low density state of electrons.
Claim 12
Dependent Claim 124 words
A field effect transistor comprising a substrate, first and second electrodes, semiconductor layers connected to said first and second electrodes to form a carrier channel between said first and second electrodes on the substrate and a control electrode, said semiconductor layers consisting essentially of: (a) a first semiconductor layer, formed on said substrate, of a GaAs material having a low density state of electrons, (b) a second semiconductor layer having a thickness of not more than 10 nm, formed on said first semiconductor layer, of a Ge material containing an n-type impurity element and having a high density state of electrons, and (c) a third semiconductor layer, formed on said second semiconductor layer, of a GaAs material having a low density state of electrons.
Claim 13
Dependent Claim 115 words
A field effect transistor comprising a substrate, first and second electrodes, semiconductor layers connected to said first and second electrodes to form a carrier channel between said first and second electrodes on the substrate and a control electrode, said semiconductor layers consisting essentially of: (a) a first semiconductor layer, formed on said substrate, of a GeSi material having a low density state of holes, (b) a second semiconductor layer, formed on said first semiconductor layer, of a Si material containing a p-type impurity element and having a high density state of holes, and (c) a third semiconductor layer, formed on said second semiconductor layer, of a GeSi material having a low density state of holes.
Claim 14
Dependent Claim 115 words
A field effect transistor comprising a substrate, first and second electrodes, semiconductor layers connected to said first and second electrodes to form a carrier channel between said first and second electrodes on the substrate and a control electrode, said semiconductor layers consisting essentially of: (a) a first semiconductor layer, formed on said substrate, of a GeSi material having a low density state of holes, (b) a second semiconductor layer, formed on said first semiconductor layer, of a Si material containing a p-type impurity element and having a high density state of holes, and (c) a third semiconductor layer, formed on said second semiconductor layer, of a GeSi material having a low density state of holes.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-07-12 1997-01-11 1997-07-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-07-12 2001-01-11 2001-07-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-07-12 2005-01-11 2005-07-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag