US5134247A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reduced capacitance chip carrier
Assignee: Silicon Graphics International Corp
•
Filing: 1989-02-21
•
Granted: 1992-07-28
•
Expires: 2009-02-21
Abstract
Abstract A ceramic chip carrier package for integrated circuits is described which provides reduced interlead capacitance. A cavity for the placement of the integrated circuit chip is centrally located on a substrate. The leads of the package are bridged between the cavity and the outer periphery of the substrate. The leads are bonded to the substrate using adhesive glass placed on the substrate at the outer periphery of the cavity and at the outer periphery of the substrate. Sealing glass is placed on the outer periphery of the substrate over the leads to provide a bonding material for a lid to the package. The area between the cavity and the outer periphery of the substrate has no adhesive or sealing glass which thus provides an air dielectric between the leads so that interlead capacitance is reduced. In a second preferred embodiment, a channel is provided in the ceramic substrate between the periphery of the cavity and the periphery of the substrate to control the flow of adhesive glass and sealing glass so that the glasses do not migrate onto the leads. Since the air dielectric constant is lower than the glass dielectric constant, the interlead capacitance is lower than that found in prior art packages.
Inventors
- 👤 Peter J. Wehner
- 👤 Paul M. Knudsen
- 👤 David F. Leonard
- 👤 Richard R. Steitz
- 👤 David L. Duxstad
- 👤 Melvin C. August
- 👤 Delvin D. Eberlein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 17:57
CPC Classifications
H; H10; H10W; H10W44/00; H10W44/601; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W76/00; H10W76/60; H10W70/682; H10W72/00; H10W72/50; H10W72/541; H10W72/5445; H10W72/547; H10W72/5473; H10W72/5475
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
124 words
A reduced-capacitance chip carrier package, comprising: a substrate having a planar surface, comprising: (a) a centrally located cavity depressed from said planar surface for receiving an integrated circuit chip; (b) a channel located concentric to said cavity and depressed from said planar surface; (c) such that a first surface area is defined on said planar surface between said cavity and said channel; and (d) such that a second surface area is defined on said planar surface between said channel and the periphery of said substrate; and a lead frame having a plurality of leads attached to said planar surface at said first surface area and at said second surface area and extending from the periphery of said cavity to the periphery of said substrate.
Claim 2
Dependent Claim
124 words
A reduced-capacitance chip carrier package, comprising: a substrate having a planar surface, comprising: (a) a centrally located cavity depressed from said planar surface for receiving an integrated circuit chip; (b) a channel located concentric to said cavity and depressed from said planar surface; (c) such that a first surface area is defined on said planar surface between said cavity and said channel; and (d) such that a second surface area is defined on said planar surface between said channel and the periphery of said substrate; and a lead frame having a plurality of leads attached to said planar surface at said first surface area and at said second surface area and extending from the periphery of said cavity to the periphery of said substrate.
Claim 3
Dependent Claim
25 words
The package according to claim 1 further including adhesive means positioned on said first surface area for securing said leads to said first surface area.
Claim 4
Dependent Claim
32 words
The package according to claim 1 further including sealing means attached to said plurality of leads at said second surface area for later attachment to a lid to form a hermetic seal.
Claim 5
Independent Claim
72 words
A method of constructing a reduced capacitance chip carrier package, comprising the steps of: (a) providing a substantially planar substrate having a planar surface; (b) identifying a centrally located position on said planar surface for placing an integrated circuit chip; (c) depressing a channel into said planar surface concentric to said centrally located position; and (d) attaching a plurality of leads to said planar surface such that said leads bridge said channel.
Claim 6
Independent Claim
72 words
A method of constructing a reduced capacitance chip carrier package, comprising the steps of: (a) providing a substantially planar substrate having a planar surface; (b) identifying a centrally located position on said planar surface for placing an integrated circuit chip; (c) depressing a channel into said planar surface concentric to said centrally located position; and (d) attaching a plurality of leads to said planar surface such that said leads bridge said channel.
Claim 7
Dependent Claim
77 words
The method according to claim 4 wherein step d further includes the steps of: (d1) applying adhesive to a portion of said substrate located between said centrally located position and said channel; (d2) attaching said leads to said portion of said planar surface such that said leads bridge said channel; and (d3) applying sealing glass to said leads at a second portion of said planar surface located between said channel and an outer periphery of said substrate.
Claim 8
Dependent Claim
21 words
The method according to claim 5 wherein said adhesive and said sealing glass are the same material and are applied concurrently.
Claim 9
Dependent Claim
19 words
The method according to claim 4, wherein step (c) includes the substep of chemical etching to form said channel.
Claim 10
Dependent Claim
18 words
The method according to claim 4, wherein step (c) includes the substep of milling to form said channel.
Claim 11
Independent Claim
89 words
A method of reducing interlead capacitance on chip carrier packages, comprising the steps of: (a) providing a substantially planar substrate having a defined periphery; (b) locating a central position for placing an integrated circuit chip; (c) forming a channel in said substrate material on said planar surface located between said centrally located position and the periphery of said substrate; and (d) bridging a plurality of leads from said centrally located position to the periphery of said substantially planar substrate such that an air dielectric is maintained between said leads.
Claim 12
Independent Claim
89 words
A method of reducing interlead capacitance on chip carrier packages, comprising the steps of: (a) providing a substantially planar substrate having a defined periphery; (b) locating a central position for placing an integrated circuit chip; (c) forming a channel in said substrate material on said planar surface located between said centrally located position and the periphery of said substrate; and (d) bridging a plurality of leads from said centrally located position to the periphery of said substantially planar substrate such that an air dielectric is maintained between said leads.
Claim 13
Dependent Claim
33 words
The method according to claim 9, wherein step (c) includes the substeps of: (c1) stamping a channel into said substrate while said substrate is in an uncured state; and (c2) curing said substrate.
Claim 14
Dependent Claim
19 words
The method according to claim 9, wherein step (c) includes the substep of chemical etching to form said channel.
Claim 15
Dependent Claim
18 words
The method according to claim 9, wherein step (c) includes the substep of milling to form said channel.
Claim 16
Dependent Claim
76 words
A reduced-capacitance chip carrier package, comprising: a substrate having a substantially planar surface having defined periphery; a centrally located position adapted for receiving an integrated circuit chip; a channel formed in said surface and located between said position and the periphery of said substrate; and a lead frame having a plurality of leads attached to said surface, said lead frame positioned such that at least a portion of said plurality of said leads bridge said channel.
Claim 17
Dependent Claim
76 words
A reduced-capacitance chip carrier package, comprising: a substrate having a substantially planar surface having defined periphery; a centrally located position adapted for receiving an integrated circuit chip; a channel formed in said surface and located between said position and the periphery of said substrate; and a lead frame having a plurality of leads attached to said surface, said lead frame positioned such that at least a portion of said plurality of said leads bridge said channel.
Claim 18
Dependent Claim
14 words
The package according to claim 13, wherein said channel is concentric to said position.
Claim 19
Dependent Claim
13 words
The package according to claim 13, wherein said channel is adjacent said position.
Claim 20
Dependent Claim
28 words
The package according to claim 13, further including adhesive means positioned on said surface at the periphery of said cavity for attaching said lead frame to said substrate.
Claim 21
Dependent Claim
23 words
The package according to claim 16, further including sealing means positioned on said surface for attaching a lid to form a hermetic seal.
Claim 22
Dependent Claim
29 words
The package according to claim 16, wherein said adhesive means is positioned on the outer periphery of said surface for further attaching a lid to form a hermetic seal.
Claim 23
Dependent Claim
85 words
A reduced-capacitance chip carrier package, comprising: a substrate having a substantially planar surface and a defined periphery; a centrally located cavity depressed from said surface of said substrate for receiving an integrated circuit chip; a plurality of channels depressed from said surface and located between said cavity and the periphery of said substrate; and a lead frame having a plurality of leads attached to said surface, said lead frame positioned such that at least one of said leads bridges at least one of said channels.
Claim 24
Dependent Claim
85 words
A reduced-capacitance chip carrier package, comprising: a substrate having a substantially planar surface and a defined periphery; a centrally located cavity depressed from said surface of said substrate for receiving an integrated circuit chip; a plurality of channels depressed from said surface and located between said cavity and the periphery of said substrate; and a lead frame having a plurality of leads attached to said surface, said lead frame positioned such that at least one of said leads bridges at least one of said channels.
Claim 25
Dependent Claim
22 words
The package according to claim 19, further including adhesive means positioned on said surface for attaching said lead frame to said substrate.
Claim 26
Dependent Claim
23 words
The package according to claim 19, further including sealing means positioned on said surface for attaching a lid to form a hermetic seal.
References Cited (Backward Citations)
US2395295A
Cited
US3484534A
Cited
US3566212A
Cited
US3617819A
Cited
US3668299A
Cited
US3760090A
Cited
US4026412A
Cited
US4038488A
Cited
US4142203A
Cited
US4374457A
Cited
US4362902A
Cited
GB2118371A
Cited
US4594770A
Cited
US4622433A
Cited
EP0216699A1
Cited
EP0233085A2
Cited
US4720770A
Cited
FR2613536A1
Cited
US4898320A
Cited
US4931854A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-07-28 | 1996-01-27 | 1996-07-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-07-28 | 2000-01-27 | 2000-07-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-07-28 | 2004-01-27 | 2004-07-28 | $7700.00 | Window Closed / Lapsed |