Patent US5111423A successfully refreshed from Google Patents.
US5111423A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable interface for computer system peripheral circuit card
Assignee: Altera Corp
•
Filing: 1988-07-21
•
Granted: 1992-05-05
•
Expires: 2008-07-21
Abstract
Abstract A programmable interface for a peripheral circuit card is provided. The card is intended for use with a particular computer bus architecture, and the interface can be customized by a user for a particular card design. Instead of designing a custom interface chip, the designer can program one or more programmable logic devices on the interface chip to interface with whatever devices are on the peripheral circuit card.
Inventors
- 👤 Stanley J. Kopec, Jr.
- 👤 Yiu-Fai Chan
- 👤 Robert F. Hartmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 17:10
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0653; G06F12/0661
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
360 words
A programmable interface for use in a peripheral circuit card in a computer system for interfacing between said peripheral circuit card and a communications bus in said computer system, said peripheral circuit card having configuration registers for receiving from said computer system via said communications bus various characteristics of said peripheral circuit card, said peripheral circuit card further having at least one application circuit chip thereon, said characteristics including an address pointer for said at least one chip, said programmable interface being capable of being programmed by a user prior to assembling said interface into said peripheral circuit card, said programmable interface comprising: address input means for supplying address signals to said interface from said communications bus; data input means for supplying data signals to said interface from said communications bus; mask means for storing a plurality of alternate user-definable address ranges for each of said at least one application circuit chip, said mask means having mask output means and being an erasable programmable read-only memory capable of being programmed by a user prior to assembling said interface into said peripheral circuit card; activation means programmable by a user prior to assembling said interface into said peripheral circuit card, said user-programmable activation means being a programmable logic array, for reading said address pointer from said configuration registers for activating that one of said plurality of address ranges stored in said programmable mask means which corresponds to said address pointer from said configuration registers; comparator means having first and second inputs and an output, said mask output means being coupled to said first input of said comparator means; means for applying said address signals to said second input of said comparator means; and means connected to said output of said comparator means for generating an enable signal to enable said at least one application circuit chip to act on said data signals when said output of said comparator means indicates that said address signals match said mask; whereby: said programmable interface is capable of being programmed by programming said user-programmable mask means to store said at least one address range, thereby preparing said interface for assembling into said peripheral circuit card.
Claim 2
Dependent Claim
360 words
A programmable interface for use in a peripheral circuit card in a computer system for interfacing between said peripheral circuit card and a communications bus in said computer system, said peripheral circuit card having configuration registers for receiving from said computer system via said communications bus various characteristics of said peripheral circuit card, said peripheral circuit card further having at least one application circuit chip thereon, said characteristics including an address pointer for said at least one chip, said programmable interface being capable of being programmed by a user prior to assembling said interface into said peripheral circuit card, said programmable interface comprising: address input means for supplying address signals to said interface from said communications bus; data input means for supplying data signals to said interface from said communications bus; mask means for storing a plurality of alternate user-definable address ranges for each of said at least one application circuit chip, said mask means having mask output means and being an erasable programmable read-only memory capable of being programmed by a user prior to assembling said interface into said peripheral circuit card; activation means programmable by a user prior to assembling said interface into said peripheral circuit card, said user-programmable activation means being a programmable logic array, for reading said address pointer from said configuration registers for activating that one of said plurality of address ranges stored in said programmable mask means which corresponds to said address pointer from said configuration registers; comparator means having first and second inputs and an output, said mask output means being coupled to said first input of said comparator means; means for applying said address signals to said second input of said comparator means; and means connected to said output of said comparator means for generating an enable signal to enable said at least one application circuit chip to act on said data signals when said output of said comparator means indicates that said address signals match said mask; whereby: said programmable interface is capable of being programmed by programming said user-programmable mask means to store said at least one address range, thereby preparing said interface for assembling into said peripheral circuit card.
Claim 3
Dependent Claim
19 words
The programmable interface of claim 1 wherein said erasable programmable read-only memory is a CMOS erasable programmable read-only memory.
Claim 4
Dependent Claim
51 words
The programmable interface of claim 1 further comprising user-programmable latch means for, when an address signal is applied to said comparator means and said enable signal generating means generates an enable signal, latching said enable signal if desired by said user until another address signal is applied to said comparator means.
Claim 5
Dependent Claim
70 words
The programmable interface of claim 1 wherein: said address signal comprises a number of bits; said user-programmable mask means has a number of locations equal to said number of bits, each of said locations comprising two bits; and each bit of said address signal and its complement are applied to said comparator means; whereby: said enable signal generating means can distinguish true, false and ignore for each of said bits.
Claim 6
Dependent Claim
58 words
The programmable interface of claim 1 wherein: said peripheral circuit card comprises a plurality of application circuit chips; and said programmable interface has one of said user-programmable mask means, one of said comparator means, one of said address signal applying means, and one of said enable signal generating means, for each of said plurality of application circuit chips.
Claim 7
Dependent Claim
64 words
The programmable interface of claim 1 wherein: said peripheral circuit card comprises a plurality of application circuit chips; and said programmable interface ha one of said user-programmable mask means, one of said comparator means, one of said address signal applying means, one of said enable signal generating means, and one of said programmable activation means for each of said plurality of application circuit chips.
Claim 8
Dependent Claim
33 words
The programmable interface of claim 1 further comprising feedback signal means for generating a feedback signal if at least one of said at least one enable signal generating means generates an enable signal.
Claim 9
Dependent Claim
68 words
The programmable interface of claim 7 further comprising feedback disabling means, programmable by a user prior to assembling said interface into said peripheral circuit card, for preventing, when so programmed by a user prior to assembling said interface into said peripheral circuit card, input to said feedback signal generating means of an enable signal generated by any desired one of said at least one enable signal generating means.
Claim 10
Dependent Claim
49 words
The programmable interface of claim 1 further comprising transfer means, programmable by a user prior to assembling said interface into said peripheral circuit card, for transferring data from said configuration registers to at least one of (a) other devices on said peripheral circuit card and (b) said communications bus.
Claim 11
Dependent Claim
16 words
The programmable interface of claim 9 wherein said user-programmable transfer means is a programmable crosspoint matrix.
Claim 12
Dependent Claim
33 words
The programmable interface of claim 9 further comprising feedback signal means for generating a feedback signal if at least one of said at least one enable signal generating means generates an enable signal.
Claim 13
Dependent Claim
67 words
The programmable interface of claim 11 further comprising feedback disabling means, programmable by a user to assembling said interface into said peripheral circuit card, for preventing, when so programmed by a user prior to assembling said interface into said peripheral circuit card, input to said feedback signal generating means of an enable signal generated by any desired one of said at least one enable signal generating means.
Claim 14
Dependent Claim
64 words
The programmable interface of claim 1 further comprising means for applying signals other than address signals to said address input means, wherein said mask means is capable of being programmed by a user, prior to assembling said interface into said peripheral circuit card, to decode said signals to perform other than addressing functions, whereby said other signals are decoded by said user-programmable mask means.
Claim 15
Dependent Claim
33 words
The programmable interface of claim 13 further comprising feedback signal means for generating a feedback signal if at least one of said at least one enable signal generating means generates an enable signal.
Claim 16
Dependent Claim
93 words
The programmable interface of claim 14 further comprising feedback disabling means, programmable by a user prior to assembling said interface into said peripheral circuit card, for preventing, when so programmed by a user prior to assembling said interface into said peripheral circuit card, input to said feedback signal generating means of at least one of (a) an enable signal generated as a result of application to said address input means of said other signals, and (b) an enable signal generated by any desired one of said at least one enable signal generating means.
Claim 17
Dependent Claim
40 words
The programmable interface of claim 1 wherein said computer provides said characteristics to said configuration registers based on identification data stored by said interface, said interface further comprising at least one user-programmable storage element for programmably storing said identification data.
Claim 18
Dependent Claim
16 words
The programmable interface of claim 16 wherein said user-programmable storage element comprises erasable programmable read-only memory.
Claim 19
Dependent Claim
17 words
The programmable interface of claim 17 wherein said user-programmable storage element comprises electrically erasable programmable read-only memory.
Claim 20
Dependent Claim
14 words
The programmable interface of claim 16 wherein said user-programmable storage element comprises fusible links.
References Cited (Backward Citations)
US3566153A
Cited
US4006466A
Cited
US4034354A
Cited
US4124899B1
Cited
US4124899A
Cited
US4144561A
Cited
US4127896A
Cited
US4156796A
Cited
US4188665A
Cited
US4179738A
Cited
US4225919A
Cited
US4254473A
Cited
US4794558A
Cited
US4395754A
Cited
US4334157A
Cited
US4393443A
Cited
US4443845A
Cited
US4390963A
Cited
US4442502A
Cited
EP0080823A2
Cited
US4488256A
Cited
US4473878A
Cited
US4580240A
Cited
US4670855A
Cited
US4453229A
Cited
US4591981A
Cited
US4485439A
Cited
US4625308A
Cited
US4751671A
Cited
US4638451A
Cited
US4587609A
Cited
US4675808A
Cited
US4570220A
Cited
US4701878A
Cited
US4617479A
Cited
US4617479B1
Cited
US4609986A
Cited
US4670748A
Cited
US4920483A
Cited
US4853846A
Cited
US4727977A
Cited
US4825054A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-05-05 | 1995-11-04 | 1996-05-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-05-05 | 1999-11-04 | 2000-05-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-05-05 | 2003-11-04 | 2004-05-05 | $7700.00 | Window Closed / Lapsed |