US4473878A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory management unit
Assignee: Motorola Solutions Inc
•
Filing: 1981-12-14
•
Granted: 1984-09-25
•
Expires: 2001-12-14
Abstract
Abstract A memory management unit of use in a memory management system. The memory management unit selectively maps a logical address to a respective physical address in accordance with a selected one of a plurality of segment descriptors, each of which defines a logical-to-physical address mapping and a range of address spaces for which such mapping is valid. The mapping is achieved using an improved associative memory circuit. Means are provided to detect mapping conflicts between new segment descriptors and segment descriptors already stored, and to prevent the storage of such conflicting segment descriptors. A method and circuit are provided to coordinate the parallel operation of a plurality of the memory management units or the like.
Inventors
- 👤 John E. Zolnowsky
- 👤 Charles L. Whittington
- 👤 William M. Keshlear
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 17:09
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G06F12/1036
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
262 words
In a memory management unit for selectively mapping a logical address to a respective physical address in accordance with a selected one of a plurality of segment descriptors, each segment descriptor comprising: a logical address mask which defines a first set of bits of the logical address which are to be considered significant for the purpose of said mapping and a second set of bits of said logical address which are to be considered non-significant for the purpose of said mapping; a logical base address which defines a logical base address against which the first set of bits of the logical address are to be compared; and a physical base address which defines the physical address into which the second set of bits of the logical address are to be substituted; a segment mapper for each of said segment descriptors, each segment mapper comprising: logic means for comparing each of the bits of the first set of logical address bits to the corresponding bits of the logical base address, and for providing an address match signal only in response to none of said first set of logical address bits being different from the corresponding bits of the logical base address; masking means for selecting the bits of the second set of logical address bits, and the bits of the physical base address corresponding to the bits of the first set of logical address bits; and gating means for providing as said physical address the bits selected by the masking means only in response to the logic means providing said address match signal.
Claim 2
Dependent Claim
262 words
In a memory management unit for selectively mapping a logical address to a respective physical address in accordance with a selected one of a plurality of segment descriptors, each segment descriptor comprising: a logical address mask which defines a first set of bits of the logical address which are to be considered significant for the purpose of said mapping and a second set of bits of said logical address which are to be considered non-significant for the purpose of said mapping; a logical base address which defines a logical base address against which the first set of bits of the logical address are to be compared; and a physical base address which defines the physical address into which the second set of bits of the logical address are to be substituted; a segment mapper for each of said segment descriptors, each segment mapper comprising: logic means for comparing each of the bits of the first set of logical address bits to the corresponding bits of the logical base address, and for providing an address match signal only in response to none of said first set of logical address bits being different from the corresponding bits of the logical base address; masking means for selecting the bits of the second set of logical address bits, and the bits of the physical base address corresponding to the bits of the first set of logical address bits; and gating means for providing as said physical address the bits selected by the masking means only in response to the logic means providing said address match signal.
Claim 3
Dependent Claim
40 words
The memory management unit of claim 1 wherein each of said plurality of segment descriptors can be selectively enabled, and wherein each segment mapper is further characterized as providing said physical address only if the respective segment descriptor is enabled.
Claim 4
Dependent Claim
71 words
The memory management unit of claim 1 or 2 wherein the logic means are further characterized as simultaneously comparing each of the bits of the first set of logical address bits to the corresponding bits of the logical base address, and for providing an address match signal only in response to none of said first set of logical address bits being different from the corresponding bits of the logical base address.
Claim 5
Dependent Claim
63 words
The memory management unit of claim 1 wherein each of said segment descriptors can include an access protection code, and wherein each segment mapper is further characterized as providing said physical address in response to a mapping request, except when the respective segment descriptor includes a selected access protection code and said mapping request fails to match and said selected access protection code.
Claim 6
Dependent Claim
20 words
The memory management unit of claim 4 wherein said access protection code is further characterized as a write protection code.
Claim 7
Dependent Claim
47 words
The memory management unit of claim 1, 2, 4 or 5 further including means for providing, in response to a mapping request, a map match signal only in response to one of said segment mappers providing said address match signal, and for providing a fault signal otherwise.
References Cited (Backward Citations)
US4130867A
Cited
US4149239A
Cited
US4365295A
Cited
US4279014A
Cited
US4296468A
Cited
US4361868A
Cited
US4388685A
Cited
US4290104A
Cited
US4395754A
Cited
US4374411A
Cited
US4355355A
Cited
US4393443A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-09-25 | 1988-03-26 | 1988-09-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-09-25 | 1992-03-26 | 1992-09-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-09-25 | 1996-03-26 | 1996-09-25 | $7700.00 | Window Closed / Lapsed |