Data latch with enable signal gating

Claim 2

In a new and improved data latch having an input and output and at least two operative modes, a transmitting or transparent mode for transmitting data signals through the latch and a latching mode for latching and temporary storage by feedback of data signals in the latch, said data latch including enable gating signal means for switching the data latch between the transmitting and latching modes, the improvement comprising: pregate means for pregating feedback data signals in the latch, said pregate means operatively coupled to the data latch output and enable gating signal means to provide positive feedback data signals in the latching mode, said pregate means also operatively coupled to provide gating signals for passing data in the transmitting mode.

Claim 3

In a data latch with data signal input and output, said data latch having at least two operative states, a transmitting or transparent state for transmitting data signals from the latch input to the output and a latching state for latching and temporary storage of data received at the input, said latch including input data gate means, feedback gate means, means providing positive signal feedback from the data latch output to the feedback gate means, and enable gating signal means to provide enable gating signals for switching the data latch between the transmitting and latching states, the improvement comprising: pregate means operatively coupled at its input to the data latch output and the enable gating signal means for pregating feedback signals from the data latch output with enable gating signals, said pregate means having an output operatively coupled to the feedback gate means to provide positive feedback signals to the feedback gate means in the latching state and also operatively coupled to the input data gate means to provide gating signals to the input data gate means for passing input data signals in the transmitting state.

Claim 4

In a data latch with data signal input and output, said data latch having at least two operative states, a transmitting or transparent state for transmitting data signals from the latch input to the output and a latching state for latching and temporary storage of data received at the input, said latch including input data gate means, feedback gate means, means providing positive signal feedback from the data latch output to the feedback gate means, and enable gating signal means to provide enable gating signals for switching the data latch between the transmitting and latching states, the improvement comprising: pregate means operatively coupled at its input to the data latch output and the enable gating signal means for pregating feedback signals from the data latch output with enable gating signals, said pregate means having an output operatively coupled to the feedback gate means to provide positive feedback signals to the feedback gate means in the latching state and also operatively coupled to the input data gate means to provide gating signals to the input data gate means for passing input data signals in the transmitting state.

Claim 5

In a data latch with data signal input and output, said latch of the kind having at least two operative states, a transmitting or transparent state or mode for transmitting data signals from the latch input to the output and a latching state or mode for latching and temporary storage of data received at the input, said latch including input data gate means, feedback gate means, means providing positive signal feedback from the data latch output of the feedback gate means, and enable gating signal means to provide enable gating signals for switching the data latch between the transmitting and latching states the improvement comprising: means means providing positive signal feedback comprising pregate means with input coupled to the data latch output and the enable gating signal means for pregating the feedback signal, said pregate means output coupled to the feedback gate means for providing positive feedback data signals in the latching mode, said pregate means output also coupled to the input data gate means to provide a gating signal for passing input data signals in the transmitting mode, said enable gating signal means coupled to provide the gating signal to the feedback gate means, whereby the input data gate means is enabled to pass data signals and the feedback gate means is disabled during the transmitting mode and whereby the feedback gate means is enabled during the latching mode for positively reinforcing and storing the previously entered data.

Claim 6

In a data latch with data signal input and output, said latch of the kind having at least two operative states, a transmitting or transparent state or mode for transmitting data signals from the latch input to the output and a latching state or mode for latching and temporary storage of data received at the input, said latch including input data gate means, feedback gate means, means providing positive signal feedback from the data latch output of the feedback gate means, and enable gating signal means to provide enable gating signals for switching the data latch between the transmitting and latching states the improvement comprising: means means providing positive signal feedback comprising pregate means with input coupled to the data latch output and the enable gating signal means for pregating the feedback signal, said pregate means output coupled to the feedback gate means for providing positive feedback data signals in the latching mode, said pregate means output also coupled to the input data gate means to provide a gating signal for passing input data signals in the transmitting mode, said enable gating signal means coupled to provide the gating signal to the feedback gate means, whereby the input data gate means is enabled to pass data signals and the feedback gate means is disabled during the transmitting mode and whereby the feedback gate means is enabled during the latching mode for positively reinforcing and storing the previously entered data.

Claim 7

A data latch as set forth in claim 3 wherein is also included disjunctive gate means coupled to the input data gate means and feedback gate means for passing either input data signals or feedback signals according to whether the data latch is in the transmitting state or the latching state.

Claim 8

A data latch as set forth in claim 4 wherein the gate means are formed so that the signal delay through the pregate means is less than or equal to the combined signal delay time through the feedback gate means and the disjunctive gate means.

Claim 9

A data latch as set forth in claim 5 wherein said data gate means and feedback gate means comprise AND gates, said disjunctive gate means comprises a NOR gate, and said pregate means comprises a NAND gate.

Claim 10

A data latch as set forth in claim 3 wherein said data latch is comprised of active and passive logic circuit elements and associated resistances and where the respective resistance values are selected so that the pregate means operates faster than the combined operating times of the feedback gate means and the disjunctive gate means, whereby glitches in the output signal caused by race conditions in the gates are avoided.

Claim 11

A data latch as set forth in claim 3 wherein said enable gating signal means comprises a single control line coupling means at the data latch.

Claim 12

A data latch with data signal input and output, said latch of the kind having at least two operative states, a transmitting or transparent state for transmitting data signals from the latch input to the output and a latching state for latching and temporary storage of data received at the input, said latch comprising: input data gate means for gating data signals at the latch input; feedback gate means for gating signals fed back from the latch output; means providing positive signal feedback from the data latch output to the feedback gate means, said positive signal feedback means comprising pregate means for pregating feedback signals from the data latch output, said pregate means output coupled to the feedback gate means for providing a positive feedback data signal, said pregate means output also coupled to the input data gate means to provide a gating signal for the input data gate means; enable gating signal means for switching the data latch between the transmitting and latching states, said enable gating signal means coupled to the feedback gate means for gating positive feedback signals from the latch output and pregate means, said enable gating signal means also coupled to the pregate means for pregating feedback signals; and disjunctive gate means coupled to the outputs of the input data gate means and the feedback gate means for passing either input data signals or feedback signals according to whether the data latch is in the transmitting state or the latching state.

Claim 13

A data latch with data signal input and output, said latch of the kind having at least two operative states, a transmitting or transparent state for transmitting data signals from the latch input to the output and a latching state for latching and temporary storage of data received at the input, said latch comprising: input data gate means for gating data signals at the latch input; feedback gate means for gating signals fed back from the latch output; means providing positive signal feedback from the data latch output to the feedback gate means, said positive signal feedback means comprising pregate means for pregating feedback signals from the data latch output, said pregate means output coupled to the feedback gate means for providing a positive feedback data signal, said pregate means output also coupled to the input data gate means to provide a gating signal for the input data gate means; enable gating signal means for switching the data latch between the transmitting and latching states, said enable gating signal means coupled to the feedback gate means for gating positive feedback signals from the latch output and pregate means, said enable gating signal means also coupled to the pregate means for pregating feedback signals; and disjunctive gate means coupled to the outputs of the input data gate means and the feedback gate means for passing either input data signals or feedback signals according to whether the data latch is in the transmitting state or the latching state.

Claim 14

A data latch as set forth in claim 9 wherein said input data gate means comprises an AND gate, said feedback gate means comprises an AND gate, said disjunctive gate means comprises a NOR gate, and said pregate means comprises a NAND gate.

Claim 15

A data latch as set forth in claim 9 or claim 10 wherein said gate means are selected and arranged so that the signal delay through the pregate means is less than the combined delay through the feedback gate means and the disjunctive gate means, thereby avoiding race condition glitches in the latch output signal.

Claim 16

A data latch as set forth in claim 9 wherein said data latch is comprised of active and passive logic circuit elements and associated resistances and where the respective resistance values are selected so that the pregate means operates faster than the combined operating times of the feedback gate means and the disjunctive gate means, whereby glitches in the output signal caused by race conditions in the gate means are avoided.

Claim 17

A data latch as set forth in claim 12 wherein said active and passive circuit elements comprise TTL logic circuit elements.

Claim 18

A data latch as set forth in claim 9 wherein said enable gating signal means comprises a single control line coupling means at the data latch.