US4225919A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Advanced data link controller
Assignee: Motorola Solutions Inc
•
Filing: 1978-06-30
•
Granted: 1980-09-30
•
Expires: 1998-06-30
Abstract
Abstract A bit-oriented data link controller provides the interface between a microcomputer or terminal and a data communications link. The data link controller is capable of accommodating the three most commonly available bit-oriented data link control protocols, namely Synchronous Data Link Control SDLC, High Level Data Link Control HDLC, and Advanced Data Communications Control Procedure ADCCP. The data link controller provides the data communications interface for both primary and secondary stations in stand-alone, polling, and loop configurations.
Inventors
- 👤 Shikun Kyu
- 👤 Edward C. Hepworth
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 17:37
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/54; H04L12/56; H04L12/5691; H04L12/5692; G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/32; G06F13/38; G06F13/382; G06F13/385
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
149 words
In a data link controller for controlling data communications between a bidirectional data bus and a communications link transmitting and receiving data in serial form, said data link controller comprising a transmitter, a receiver, and a status register, the improvement wherein said status register comprises a plurality of individual bit locations each of which may be concurrently set to a predetermined logic state by control logic in response to one of a first set of operating conditions within said data link controller and which locations may be subsequently read by a data processing system located externally to said data link controller and coupled to said bidirectional data bus, said individual bit locations being arranged in a first prioritized pattern, said data processing system controlling the operation of said data link controller in response to the contents of said status register bit locations in accordance with said first prioritized pattern.
Claim 2
Dependent Claim
149 words
In a data link controller for controlling data communications between a bidirectional data bus and a communications link transmitting and receiving data in serial form, said data link controller comprising a transmitter, a receiver, and a status register, the improvement wherein said status register comprises a plurality of individual bit locations each of which may be concurrently set to a predetermined logic state by control logic in response to one of a first set of operating conditions within said data link controller and which locations may be subsequently read by a data processing system located externally to said data link controller and coupled to said bidirectional data bus, said individual bit locations being arranged in a first prioritized pattern, said data processing system controlling the operation of said data link controller in response to the contents of said status register bit locations in accordance with said first prioritized pattern.
Claim 3
Dependent Claim
132 words
The data link controller recited in claim 1 further comprising an additional status register, said additional status register comprising a plurality of individual bit locations each of which may be concurrently set to said predetermined logic state by said control logic in response to one of a second set of operating conditions within said data link controller and which locations may be subsequently read by said data processing system, said individual bit locations of said additional status register also being arranged in a second prioritized pattern, said data processing system controlling the operation of said data link controller in response to the contents of the status register bit locations of both of said status registers in accordance with a prioritization arrangement which represents a combination of said first and second prioritized patterns.
Claim 4
Dependent Claim
83 words
The data link controller recited in claim 2 wherein one of said individual bit locations of said status register may be set in response to one of said first set of operating conditions to indicate that said additional status register should be read by said data processing system, and said one bit location may be cleared in response to another of said first set of operating conditions to indicate that said additional status register need not be read by said data processing system.
Claim 5
Dependent Claim
155 words
The data link controller recited in claim 2 and further comprising: a control register coupled to said bidirectional data bus and loadable with a plurality of control bits by said data processing system, one of said control bits having first and second logic states, said control logic being responsive to the contents of said control register, wherein said control logic inhibits the setting of all status register bit locations of said status register and of said additional status register having a priority less than that of any particular bit location which has been set in said status register or in said additional status register, respectively, in response to said first logic state of said one control bit, and wherein said control logic does not inhibit the setting of any status register bit locations of said status register or of said additional status register, in response to said second logic state of said one control bit.
Claim 6
Dependent Claim
89 words
The data link controller recited in claim 1 wherein said transmitter comprises a plurality of registers each having N stages for storing information, each stage storing a single bit, N being a positive integer, wherein said data communications occur in serial form as a succession of N-bit frames, and wherein different ones of said status register bit locations may be loaded with ones of said first set of operating conditions providing status information regarding two different frames, portions of which are residing simultaneously within said plurality of N-stage registers.
Claim 7
Dependent Claim
89 words
The data link controller recited in claim 1 wherein said receiver comprises a plurality of registers each having N stages for storing information, each stage storing a single bit, N being a positive integer, wherein said data communications occur in serial form as a succession of N-bit frames, and wherein different ones of said status register bit locations may be loaded with ones of said first set of operating conditions providing status information regarding two different frames, portions of which are residing simultaneously within said plurality of N-stage registers.
Claim 8
Dependent Claim
133 words
The data link controller recited in claim 1 and further comprising: a control register coupled to said bidirectional data bus and loadable with a plurality of control bits by said data processing system, one of said control bits having first and second logic states, said control logic being responsive to the contents of said control register, and wherein said control logic inhibits the setting of all status register bit locations of said status register having a priority less than that of any particular bit location which has been set, in response to said first logic state of said one control bit, and wherein said control logic does not inhibit the setting of any status register bit locations of said status register, in response to said second logic state of said one control bit.
References Cited (Backward Citations)
US3482214A
Cited
US3544976A
Cited
US3639694A
Cited
US3597549A
Cited
US3597549B1
Cited
US3618031A
Cited
US3985962A
Cited
US3879710A
Cited
US4045613A
Cited
US3970799A
Cited
US4034346A
Cited
US4151373A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-09-30 | 1984-03-31 | 1984-09-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-09-30 | 1988-03-31 | 1988-09-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-09-30 | 1992-03-31 | 1992-09-30 | $7700.00 | Window Closed / Lapsed |