Patent US4937203A successfully refreshed from Google Patents.
US4937203A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and configuration for testing electronic circuits and integrated circuit chips using a removable overlay layer
Assignee: Lockheed Martin Corp
•
Filing: 1989-09-29
•
Granted: 1990-06-26
•
Expires: 2009-09-29
Abstract
Abstract The utilization of a removable overlay layer together with its associated metallization pattern, is used to effectively provide wafer scale integration for integrated circuit chips. The method and configuration of the present invention provide for the fabrication and testing of systems which are otherwise untestable. The present invention also permits integrated circuit systems to be tested in their final configuration in terms of speed and operating environment and the invention eliminates many of the problems associated with wafer or chip probes. The present invention also utilizes special test chips which are either temporarily or permanently affixed in an integrated circuit chip package.
Inventors
- 👤 Charles W. Eichelberger
- 👤 Robert J. Wojnarowski
- 👤 II Kenneth B. Welles
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 23:34
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31723; H; H10; H10W; H10W70/00; H10W70/60; H10W70/611; H10W70/614; H10W70/67; H10W70/688; H10W90/00; H10W90/401; G01R1/00; G01R1/02; G01R1/04; G01R1/0408; H10W70/099
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
136 words
A method for producing an electronic system in an integrated circuit chip package, said method comprising the steps of: disposing a plurality of integrated circuit chips on a substrate, said chips when properly interconnected comprising said electronic system and having interconnect pads thereon; disposing at least one test integrated circuit chip on said substrate, said test chip having interconnect pads thereon and including means for driving at least some chips of said plurality of chips; and disposing a polymer film over said test chip and at least one of said plurality of chips, said film having at least some apertures therein in alignment with said interconnect pads and said film having a metallization pattern thereon for connecting selected pads on said test chip to selected pads on said at least one of said plurality of chips.
Claim 2
Independent Claim
136 words
A method for producing an electronic system in an integrated circuit chip package, said method comprising the steps of: disposing a plurality of integrated circuit chips on a substrate, said chips when properly interconnected comprising said electronic system and having interconnect pads thereon; disposing at least one test integrated circuit chip on said substrate, said test chip having interconnect pads thereon and including means for driving at least some chips of said plurality of chips; and disposing a polymer film over said test chip and at least one of said plurality of chips, said film having at least some apertures therein in alignment with said interconnect pads and said film having a metallization pattern thereon for connecting selected pads on said test chip to selected pads on said at least one of said plurality of chips.
Claim 3
Dependent Claim
24 words
The method of claim 1 in which said substrate material is selected from the group consisting of glass, metal, ceramic, plastic, silicon and composites.
Claim 4
Dependent Claim
22 words
The method of claim 1 in which said polymer film is selected from the group consisting of thermoplastic materials and thermoset materials.
Claim 5
Dependent Claim
13 words
The method of claim 1 in which said test chip is a microprocessor.
Claim 6
Dependent Claim
20 words
The method of claim 1 in which said test chip includes memory means for storing a set of test vectors.
Claim 7
Dependent Claim
18 words
The method of claim 5 in which said test chip includes memory means for storing test result data.
Claim 8
Dependent Claim
73 words
The method of claim 1 further including the step of operating said test chip so as to drive an interconnected configuration of said plurality of chips including the steps of: removing said polymer film and said metallization pattern; applying a second polymer film over said plurality of chips; providing apertures in said second polymer film; and forming a second metallization pattern on said second film for connecting said chips in a second configuration.
Claim 9
Dependent Claim
34 words
The method of claim 7 further including the step of removing said polymer film and reapplying a second polymer film having aperture and metallization patterns thereon for connecting said chips in a second configuration.
Claim 10
Dependent Claim
37 words
The method of claim 8 in which the locations of said apertures in said second polymer film and said second metallization pattern are determined in response to results obtained from said step of operating said test chip.
Claim 11
Independent Claim
208 words
A method for producing an electronic system comprised of integrated chips in a package, said method comprising the steps of: disposing a plurality of integrated circuit chips on a substrate, said chips when properly interconnected comprising said electronic system and having interconnect pads thereof; disposing at least one test integrated circuit chip on said substrate, said test chip having interconnect pads thereon and including means for driving at least one of said plurality of chips; disposing a polymer film over said test chip and said plurality of chips, said film having at least some apertures therein in alignment with said interconnect pads and said film having a first metallization pattern thereon for interconnecting selected pads on said plurality of chips; disposing a second polymer film over said first polymer film and said first metallization pattern, said second polymer film having at least some apertures therein in alignment with connection points thereunder and said second polymer film having a second metallization pattern thereon for connecting selected pads on said plurality of chips, one of said first and second metallization patterns functioning to provide connections to said test chip for test functions and the other of said first and second metallization patterns functioning to provide connections for achieving operational functionality.
Claim 12
Independent Claim
208 words
A method for producing an electronic system comprised of integrated chips in a package, said method comprising the steps of: disposing a plurality of integrated circuit chips on a substrate, said chips when properly interconnected comprising said electronic system and having interconnect pads thereof; disposing at least one test integrated circuit chip on said substrate, said test chip having interconnect pads thereon and including means for driving at least one of said plurality of chips; disposing a polymer film over said test chip and said plurality of chips, said film having at least some apertures therein in alignment with said interconnect pads and said film having a first metallization pattern thereon for interconnecting selected pads on said plurality of chips; disposing a second polymer film over said first polymer film and said first metallization pattern, said second polymer film having at least some apertures therein in alignment with connection points thereunder and said second polymer film having a second metallization pattern thereon for connecting selected pads on said plurality of chips, one of said first and second metallization patterns functioning to provide connections to said test chip for test functions and the other of said first and second metallization patterns functioning to provide connections for achieving operational functionality.
Claim 13
Dependent Claim
47 words
The method recited in claim 10 further comprising the step of: removing said second metallization pattern and said second polymer film by a process which does not impair the usability of any of (1) said chips, (2) said first polymer film and (3) said first metallization pattern.
Claim 14
Dependent Claim
79 words
The method recited in claim 10 wherein said first metallization pattern provides connections for achieving operability and said second metallization pattern provides connections to said test chips and said method further comprising the steps of: testing said electronic system with said test chip; and removing said second metallization pattern after the testing step by a process which does not impair the usability of any of (1) said chips, (2) said first polymer film and (3) said first metallization pattern.
Claim 15
Independent Claim
149 words
A method for producing an electronic system in an integrated circuit chip package, said method comprising the steps of: disposing a plurality of integrated circuit chips on a substrate, said chips when properly connected comprising said electronic system and having interconnect pads thereof; disposing a dielectric overlay layer over said chips, said layer having at least some apertures therein in alignment with at least some of said interconnect pads and having a first metallization pattern thereon for connecting said chips in a first configuration; testing at least one of said chips; removing said overlay layer and said metallization; and applying a second dielectric overlay layer over said chips and said substrate, said second overlay layer having at least some apertures therein in alignment with at least some of said interconnect pads, said second overlay layer having a second metallization pattern thereon for connecting said chips in a second configuration.
Claim 16
Independent Claim
149 words
A method for producing an electronic system in an integrated circuit chip package, said method comprising the steps of: disposing a plurality of integrated circuit chips on a substrate, said chips when properly connected comprising said electronic system and having interconnect pads thereof; disposing a dielectric overlay layer over said chips, said layer having at least some apertures therein in alignment with at least some of said interconnect pads and having a first metallization pattern thereon for connecting said chips in a first configuration; testing at least one of said chips; removing said overlay layer and said metallization; and applying a second dielectric overlay layer over said chips and said substrate, said second overlay layer having at least some apertures therein in alignment with at least some of said interconnect pads, said second overlay layer having a second metallization pattern thereon for connecting said chips in a second configuration.
Claim 17
Dependent Claim
21 words
The method of claim 13 further including the step of testing said integrated circuit chips while connected in said first configuration.
References Cited (Backward Citations)
US3290756A
Cited
US3614832A
Cited
US3835530A
Cited
US3702025A
Cited
US3679941A
Cited
US3691628A
Cited
US3795045A
Cited
US3757175A
Cited
US3795975A
Cited
US3746973A
Cited
US3803483A
Cited
US4246595A
Cited
US4300153A
Cited
EP0010657A1
Cited
US4347306A
Cited
EP0175870A2
Cited
US4417393A
Cited
US4426773A
Cited
EP0111128A2
Cited
US4613891A
Cited
US4677528A
Cited
EP0178227A2
Cited
US4721995A
Cited
US4588468A
Cited
US4617085A
Cited
EP0228694A2
Cited
US4783695A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-06-25 | 1993-12-25 | 1994-06-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-06-25 | 1997-12-25 | 1998-06-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-06-25 | 2001-12-25 | 2002-06-26 | $7700.00 | Window Closed / Lapsed |