US4810663A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming conductive path by low power laser pulse
Assignee: Massachusetts Institute of Technology
•
Filing: 1986-05-06
•
Granted: 1989-03-07
•
Expires: 2006-05-06
Abstract
Abstract An integrated circuit device including a link point for electrically connecting a plurality of metal layers, comprising a first metal layer, a link insulating layer and a second metal layer. Diffusion barrier may be employed between the link insulator layer and each of the first metal layer and the second metal layer. The metal layers are connected by exposing the link point to a low-power laser for a relatively long pulse width.
Inventors
- 👤 Jack I. Raffel
- 👤 John A. Yasaitis
- 👤 Glenn H. Chapman
- 👤 Mark L. Naiman
- 👤 James A. Burns
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:52
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/067; H10W20/068; H10P; H10P34/00; H10P34/40; H10P34/42
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
218 words
The process for forming an electrically conductive path between a first metal layer and a second metal layer of a link point of an integrated circuit device where the device includes a substrate, a layer of base oxide on said substrate, the first metal layer on at least a portion of said base oxide having at least one first main conductive path, at least one first link point portion, and at least one bridge portion extending between said first main conductive path and said link portion, the second metal layer including a second link point portion that overlies said first link point portion in a spaced relationship and at least one second main conductive path and at least one bridge portion extending between said second main conductive path and said second link point, comprising forming a layer of a link insulator material of silicon nitride that overlies said first metal layer at least at said first link portion and extends vertically to said second link portion, exposing the second metal layer of said link point to a laser pulse between about 1 and about 3 watts for a time period between about 0.01 and about 10 milliseconds, thereby to effect the formation of an alloyed region between the first metal, said second metal and the link insulator material.
Claim 2
Dependent Claim
218 words
The process for forming an electrically conductive path between a first metal layer and a second metal layer of a link point of an integrated circuit device where the device includes a substrate, a layer of base oxide on said substrate, the first metal layer on at least a portion of said base oxide having at least one first main conductive path, at least one first link point portion, and at least one bridge portion extending between said first main conductive path and said link portion, the second metal layer including a second link point portion that overlies said first link point portion in a spaced relationship and at least one second main conductive path and at least one bridge portion extending between said second main conductive path and said second link point, comprising forming a layer of a link insulator material of silicon nitride that overlies said first metal layer at least at said first link portion and extends vertically to said second link portion, exposing the second metal layer of said link point to a laser pulse between about 1 and about 3 watts for a time period between about 0.01 and about 10 milliseconds, thereby to effect the formation of an alloyed region between the first metal, said second metal and the link insulator material.
Claim 3
Dependent Claim
17 words
The process of claim 1 wherein said time period is between about 0.1 and about 1 millisecond.
Claim 4
Dependent Claim
16 words
The process of claim 1 wherein said laser pulse is between about 1 and 1.5 watts
References Cited (Backward Citations)
US3771026A
Cited
CA1010156A
Cited
US4023005A
Cited
US4190855A
Cited
US4168444A
Cited
US4151545A
Cited
US4177474A
Cited
US4289834A
Cited
US4270137A
Cited
US4272775A
Cited
US4270960A
Cited
US4335362A
Cited
US4275410A
Cited
US4372989A
Cited
US4259367A
Cited
US4413272A
Cited
US4438450A
Cited
US4565712A
Cited
US4318752A
Cited
US4398343A
Cited
US4581620A
Cited
US4437109A
Cited
US4479829A
Cited
US4467312A
Cited
US4387503A
Cited
US4446613A
Cited
US4462150A
Cited
US4456490A
Cited
JPH05326689A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-06 | 1992-09-05 | 1993-03-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-06 | 1996-09-05 | 1997-03-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-06 | 2000-09-05 | 2001-03-07 | $7700.00 | Window Closed / Lapsed |