Patent US4710653A successfully refreshed from Google Patents.
US4710653A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Edge detector circuit and oscillator using same
Assignee: Grumman Corp
•
Filing: 1986-07-03
•
Granted: 1987-12-01
•
Expires: 2006-07-03
Abstract
Abstract A circuit useful as an edge detector or pulse width encoder which receives an input signal and supplies a logic output signal includes a delay and inverting circuit for logically inverting and delaying input signals so as to supply a delayed and inverted signal or pulse. The circuit also includes a gate having a first input for receiving the input signal and a second input for receiving the delayed and inverted pulse. The gate provides a logic output signal whenever the input pulse signal and the delayed and inverted output pulse are at different logic levels. The circuit may be expanded with additional circuit elements including a delay circuit for delaying the input signal and an additional gate having an input for receiving the logic output signal and an output connected to the input of the delay circuit. The expanded circuit oscillates at a frequency which varies in response to the delays in the circuit. A control gate also may be included so that the logic level of a control signal determines whether the circuit oscillates.
Inventors
- 👤 Seening Yee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 10:25
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/153; H03K5/1534; G; G01; G01R; G01R23/00; G01R23/02; G01R29/00; G01R29/02
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
152 words
An electronic circuit comprising: delay and inverting means for logically inverting and delaying an input signal to supply a delayed and inverted pulse; gate means having a first input for receiving said input signal and a second input for receiving said delayed and inverted signal, said gate means providing a logic output signal whenever said input signal and said delayed a inverted signal are at different logic levels; delay means for delaying said input signal supplied to the input of the delay and inverting means and to the first input of the gate means; and an additional gate means, said additional gate means having an input for receiving said logic output signal and an output connected to an input of the delay means, said additional gate means being configured so that a logic gate of pulses provided at an output thereof changes upon selected changes in state of said logic output signal.
Claim 2
Dependent Claim
152 words
An electronic circuit comprising: delay and inverting means for logically inverting and delaying an input signal to supply a delayed and inverted pulse; gate means having a first input for receiving said input signal and a second input for receiving said delayed and inverted signal, said gate means providing a logic output signal whenever said input signal and said delayed a inverted signal are at different logic levels; delay means for delaying said input signal supplied to the input of the delay and inverting means and to the first input of the gate means; and an additional gate means, said additional gate means having an input for receiving said logic output signal and an output connected to an input of the delay means, said additional gate means being configured so that a logic gate of pulses provided at an output thereof changes upon selected changes in state of said logic output signal.
Claim 3
Dependent Claim
31 words
The circuit of claim 1, wherein said delay and inverting means is configured to delay said input signal for a period of time shorter than a width of said input signal.
Claim 4
Dependent Claim
44 words
The circuit of claim 1, wherein said delay and inverting means comprises: at least one delay means for delaying said input signal; and a logic inverter for inverting said input signal; said delay means and said logic inverter being separate components of said circuit.
Claim 5
Dependent Claim
34 words
The circuit of claim 1, wherein said delay and inverting means provides a variable delay in accordance with a value of an electrical parameter, whereby the duration of said logic output signal is varied.
Claim 6
Dependent Claim
33 words
The circuit of claim 1, wherein said delay and inverting means includes a transducer means, said transducer means changing delay introduced by said delay and inverting means in accordance with a physical variable.
Claim 7
Dependent Claim
79 words
The circuit of claim 1, wherein said delay and inverting means includes an odd number of logic inverter gates, the input of a first of said gates receiving said input signal, the outputs of said first logic inverter gate and successive ones of said logic inverter gates being connected to an input of the successive logic inverter gate, and an output of a last of said logic inverter gates being connected to said second input of said gate means.
Claim 8
Dependent Claim
11 words
The circuit of claim 6, wherein said odd number is five.
Claim 9
Dependent Claim
14 words
The circuit of claim 1, wherein said gate means is an EXCLUSIVE OR gate.
Claim 10
Dependent Claim
37 words
The circuit of claim 1, wherein said additional gate means is a J-K flip-flop, with J and K inputs thereof held at logic high, the flip flop having a clock input for receiving said logic output signal.
Claim 11
Dependent Claim
29 words
The circuit of claim 1, wherein said delay means is configured to delay said input signal for a period of time shorter than a width of said input signal.
Claim 12
Dependent Claim
32 words
The circuit of claim 1, wherein said delay means provides a variable delay in accordance with a value of an electrical parameter, whereby the duration of said logic output signal is varied.
Claim 13
Dependent Claim
29 words
The circuit of claim 1, wherein said delay means includes a transducer means, said transducer means changing delay introduced by said delay means in accordance with a physical variable.
Claim 14
Dependent Claim
87 words
The circuit of claim 1, wherein said delay means includes an even number of logic inverter gates, the input of a first of said gates receiving said input signal, the outputs of said first logic inverter gate and successive ones of said logic inverter gates being connected to the input of the successive logic inverter gate, and the output of a last of said logic inverter gates being connected to the input of the delay and inverting means and to the first input of said gate means.
Claim 15
Dependent Claim
83 words
The circuit of claim 1, further comprising a control gate means, said control gate means having a first input for receiving the pulses provided by said additional gate means, a second input for receiving a control signal and an output connected to the input of said delay means for supplying a controlled input signal to the input of said delay means, said control gate being configured so that a logic state of said control signal controls whether said controlled input pulse is supplied.
Claim 16
Dependent Claim
14 words
The circuit of claim 14, wherein said control gate means is an AND gate.
Claim 17
Dependent Claim
29 words
The circuit of claim 14, wherein said delay means is configured to delay said input signal for a period of time shorter than a width of said input signal.
Claim 18
Dependent Claim
137 words
An electronic circuit comprising: delay and inverting means for logically inverting and delaying an input signal to supply a delayed and inverted pulse; gate means having a first input for receiving said input signal and a second input for receiving said delayed and inverted signal, said gate means providing a logic output signal whenever said input signal and said delayed and inverted signal are at different logic levels; a delay means for delaying said input signal; and an additional gate means for receiving said logic output signal, said additional gate means being responsive to selected transitions in said logic output signal, said additional gate means having an output for providing said input signal to said delay means, said additional gate means providing, at said output, output pulses of proper logic sense to cause said circuit to oscillate.
Claim 19
Dependent Claim
137 words
An electronic circuit comprising: delay and inverting means for logically inverting and delaying an input signal to supply a delayed and inverted pulse; gate means having a first input for receiving said input signal and a second input for receiving said delayed and inverted signal, said gate means providing a logic output signal whenever said input signal and said delayed and inverted signal are at different logic levels; a delay means for delaying said input signal; and an additional gate means for receiving said logic output signal, said additional gate means being responsive to selected transitions in said logic output signal, said additional gate means having an output for providing said input signal to said delay means, said additional gate means providing, at said output, output pulses of proper logic sense to cause said circuit to oscillate.
Claim 20
Dependent Claim
81 words
The circuit of claim 17 wherein said additional gate means is a J-K flip flop configured so that said J-K flip flop toggles on the trailing edge of said logic output signal, and said delay means is connected to the Q output of said J-K flip flop, said circuit further comprising a logic inverter means, said logic inverter means having an input for receiving said logic output signal and an output connected to a clock input of said J-K flip flop.
Claim 21
Dependent Claim
47 words
The circuit of claim 17, wherein said additional gate means is a J-K flip flop configured so that said J-K flip flop toggles on the trailing edge of said logic output signal, and said delay means is connected to the Q output of said J-K flip flop.
Claim 22
Dependent Claim
93 words
An electronic circuit comprising: an edge detector for producing a logic output pulse upon a transition in logic level of an input signal supplied thereto; a delay means for delaying said input signal supplied to said edge detector; and a gate means, said gate means having an input for receiving said logic output signal and an output connected to an input of said delay means, said gate means being configured so that a logic state of pulses provided at an output thereof changes upon selected changes in state of said logic output signal.
Claim 23
Dependent Claim
93 words
An electronic circuit comprising: an edge detector for producing a logic output pulse upon a transition in logic level of an input signal supplied thereto; a delay means for delaying said input signal supplied to said edge detector; and a gate means, said gate means having an input for receiving said logic output signal and an output connected to an input of said delay means, said gate means being configured so that a logic state of pulses provided at an output thereof changes upon selected changes in state of said logic output signal.
Claim 24
Dependent Claim
31 words
The circuit of claim 20, wherein said logic state of pulses provided at said output of said gate mean is of a proper logic sense to cause said circuit to oscillate.
Claim 25
Dependent Claim
29 words
The circuit of claim 20, wherein said delay means is configured to delay said input signal for a period of time shorter than a width of said input signal.
Claim 26
Dependent Claim
32 words
The circuit of claim 20, wherein said delay means provides a variable delay in accordance with a value of an electrical parameter, whereby the duration of said logic output signal is varied.
Claim 27
Dependent Claim
29 words
The circuit of claim 20, wherein said delay means includes a transducer means, said transducer means changing delay introduced by said delay means in accordance with a physical variable.
Claim 28
Dependent Claim
82 words
The circuit of claim 20, further comprising a control gate means, said control gate means having a first input for receiving the pulses provided by said gate means, a second input for receiving a control signal and an output connected to the input of said delay means for supplying a controlled input signal to the input of said delay means, said control gate being configured so that a logic state of said control signal controls whether said controlled input pulse is supplied.
Claim 29
Dependent Claim
80 words
The circuit of claim 20, wherein said gate means is a J-K flip flop configured so that said J-K flip flop toggles on the trailing edge of said logic output signal, and said delay means is connected to the Q output of said J-K flip flop, said circuit further comprising a logic inverter means, said logic inverter means having an input for receiving said logic output signal and an output connected to a clock input of said J-K flip flop.
Claim 30
Dependent Claim
46 words
The circuit of claim 20, wherein said gate means is a J-K flip flop configured so that said J-K flip flop toggles on the trailing edge of said logic output signal, and said delay means is connected to the Q output of said J-K flip flop.
References Cited (Backward Citations)
US2436808A
Cited
US3202769A
Cited
US3073971A
Cited
US3073972A
Cited
US3244907A
Cited
US3262069A
Cited
US3351871A
Cited
US3328724A
Cited
US3411107A
Cited
US3350659A
Cited
US3508083A
Cited
US3562559A
Cited
US3558933A
Cited
US3745380A
Cited
US3543184A
Cited
US3551705A
Cited
US3671881A
Cited
US3708757A
Cited
US3735270A
Cited
US3778727A
Cited
US3909635A
Cited
US3875527A
Cited
US3906409A
Cited
US4001716A
Cited
US4157480A
Cited
US4069429A
Cited
US4091335A
Cited
JPS5497413A
Cited
US4236121A
Cited
US4347617A
Cited
JPS57179979A
Cited
US4401956A
Cited
US4471235A
Cited
US4494021A
Cited
US4583008A
Cited
US4521694A
Cited
US4617529A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-11-30 | 1991-06-01 | 1991-12-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-11-30 | 1995-06-01 | 1995-12-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-11-30 | 1999-06-01 | 1999-12-01 | $7700.00 | Window Closed / Lapsed |