Patent US3741618A successfully refreshed from Google Patents.
Patent US4928337A successfully refreshed from Google Patents.
Patent US4701780A successfully refreshed from Google Patents.
US4701780A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated verticle NPN and vertical oxide fuse programmable memory cell
Assignee: Harris Corp
•
Filing: 1986-12-05
•
Granted: 1987-10-20
•
Expires: 2006-12-05
Abstract
Abstract A method of forming an aligned vertical oxide fuse and emitter using a single mask. The mask includes an opening through which impurities are introduced into the base region through a first layer of insulation and which is subsequently used to form the emitter aperture through the first insulative layer. The thin fuse oxide is formed by non-selective oxidation after removal of the mask. Alternatively, the impurities may also be introduced through the emitter aperture or from doped thin fuse oxide after removal of the mask. The resulting integrated circuit includes at least three regions of oxidation of three thicknesses, in descending order, field oxide, device opening or gate oxide and fuse oxide.
Inventors
- 👤 Kevin T. Hankins
- 👤 Mark W. Michael
- 👤 Jay D. Moser
- 👤 Brian K. Rosier
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 21:55
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491; H10P; H10P76/00; H10P76/40; H10W20/01; H10W20/031; H10W20/064; H10W20/065
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
127 words
An integrated circuit comprising: a substrate; a first insulative layer on said substrate of a first thickness; at least one bipolar transistor in said substrate having a collector and base region and formed or to be formed emitter region; a second insulative layer of a second thickness less than said first thickness on said substrate over said bipolar transistor; a third insulative layer of a third thickness less than said second thickness on said subtrate over said formed or to be formed emitter region and having an area substantially equal to the lateral area of said formed or to be formed emitter region; a top electrode on said third insulative layer; said third insulative layer forms a vertical fuse between said top electrode and said bipolar transistor.
Claim 2
Dependent Claim
127 words
An integrated circuit comprising: a substrate; a first insulative layer on said substrate of a first thickness; at least one bipolar transistor in said substrate having a collector and base region and formed or to be formed emitter region; a second insulative layer of a second thickness less than said first thickness on said substrate over said bipolar transistor; a third insulative layer of a third thickness less than said second thickness on said subtrate over said formed or to be formed emitter region and having an area substantially equal to the lateral area of said formed or to be formed emitter region; a top electrode on said third insulative layer; said third insulative layer forms a vertical fuse between said top electrode and said bipolar transistor.
Claim 3
Dependent Claim
45 words
The integrated circuit according to claim 1, wherein said first thickness is in the range of 5,000 to 10,000 Angstroms, said second thickness is in the range of 400 to 2,000 Angstroms, and said third thickness is in the range of 40 to 200 Angstroms.
Claim 4
Dependent Claim
44 words
The integrated circuit according to claim 1, wherein said top electrode is of a doped polycrystalline material having a doping level sufficient to form said emitter region and contact by diffusion of impurities into said base region after rupture of said third insulative layer.
Claim 5
Dependent Claim
38 words
The integrated circuit according to claim 1, wherein said integrated circuit includes an insulated gate field effect transistor having a gate of said doped polycrystalline material separated from sad substrate by a portion of said second insulative layer.
Claim 6
Dependent Claim
42 words
The integrated circuit according to claim 1, wherein said base region has an impurity concentration and said top electrode is of a metal material to form said emitter as a metal to semiconductor rectifying junction after rupture of said third insulative layer.
Claim 7
Dependent Claim
38 words
The integrated circuit according to claim 1, wherein said integrated circuit includes an insulated gate field effect transistor having a gate of said doped polycrystalline material separated from said substrate by a portion of said second insulative layer.
Claim 8
Dependent Claim
20 words
The integrated circuit according to claim 1, wherein said first, second and third insulative layers are distinct and separate layers.
Claim 9
Dependent Claim
39 words
The integrated circuit according to claim 7, wherein said second insulative layer contacts said substrate through an opening in said first insulative layer and said third insulative layer contacts said substrate through an opening in said second insulative layer.
References Cited (Backward Citations)
US3506887A
Cited
US3634929A
Cited
US3576549A
Cited
US3668655A
Cited
US3781977A
Cited
US3783048A
Cited
US4267633A
Cited
US4053917A
Cited
US4153949A
Cited
US4131902A
Cited
US4312046A
Cited
US4424578A
Cited
US4386968A
Cited
US4488262A
Cited
US4403399A
Cited
US4455194A
Cited
US4562639A
Cited
US4437897A
Cited
US4441249A
Cited
US4543594A
Cited
US4569120A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-10-19 | 1991-04-20 | 1991-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-10-19 | 1995-04-20 | 1995-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-10-19 | 1999-04-20 | 1999-10-20 | $7700.00 | Window Closed / Lapsed |