US4313768A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating improved radiation hardened self-aligned CMOS having Si doped Al field gate
Assignee: Harris Corp
•
Filing: 1978-04-06
•
Granted: 1982-02-02
•
Expires: 1998-04-06
Abstract
Abstract A radiation hardened CMOS formed by applying a radiation hard gate oxide layer on a silicon substrate, by applying silicon doped aluminum gates on the gate oxide, and by ion implanting and annealing source and drain regions using said gates as masks at a temperature of or below 500 degrees centigrade. Using an N - type substrate, a P + guard ring is formed at the interface of the P - well of the N channel MOS device and the N - substrate before the formation of the gate oxide.
Inventors
- 👤 Thomas J. Sanders
- 👤 William H. White
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 03:42
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D62/00; H10D62/10; H10D62/102; H10D62/112; H10D64/00; H10D64/60; H10D64/66; H10D64/667; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0172; H10D84/0177; H10D84/0188; H10D84/0193; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
99 words
In a method of fabricating CMOS devices including forming source and drain regions in a first region of a first conductivity type and in a substrate of a second conductivity type opposite said first conductivity type using gates formed on gate oxides over portions of said first region and said substrate as masks, the improvement comprising: forming said gate by a low temperature process on said gate oxide of a metal doped with the same semiconductor material as said substrate, and forming said source and drain regions using said gates as masks by ion implantation and low temperature annealing.
Claim 2
Dependent Claim
99 words
In a method of fabricating CMOS devices including forming source and drain regions in a first region of a first conductivity type and in a substrate of a second conductivity type opposite said first conductivity type using gates formed on gate oxides over portions of said first region and said substrate as masks, the improvement comprising: forming said gate by a low temperature process on said gate oxide of a metal doped with the same semiconductor material as said substrate, and forming said source and drain regions using said gates as masks by ion implantation and low temperature annealing.
Claim 3
Dependent Claim
18 words
The method of claim 1 wherein said substrate is silicon and said gate is aluminum doped with silicon.
Claim 4
Dependent Claim
17 words
The method of claim 2 wherein said gate is formed by sputtering at approximately 200 degrees centigrade.
Claim 5
Dependent Claim
23 words
The method of claim 2 wherein said ion implantations are performed by depositing and annealing the impurities at or below 500 degrees centigrade.
Claim 6
Dependent Claim
62 words
The method of claim 1 including forming a guard ring of said first conductivity type at the surface interface of said first region and said substrate having a higher concentration of impurities than said substrate preceding the formation of said gates and wherein said ion implantations are performed subsequent to forming said gates at a temperature of or below 500 degrees centigrade.
Claim 7
Dependent Claim
27 words
The method of claim 5 wherein said substrate is N conductivity type silicon and said gate is ninety-eight percent of aluminum doped with two percent of silicon.
Claim 8
Dependent Claim
109 words
In a method of fabricating CMOS devices including forming sources and drains in a first region of substrate and a second region having an opposite conductivity type from said substrate using gates formed on gate oxide layers over portions of said first and second regions as masks, the improvement comprising: forming said gates of silicon doped aluminum on each of said gate oxide layers by a low temperature process; and forming said sources and drains by ion implantation and annealing impurities of the appropriate conductivity type into said first and second regions at a temperature of or below 500 degrees centigrade using its respective gate as an alignment mask.
Claim 9
Dependent Claim
109 words
In a method of fabricating CMOS devices including forming sources and drains in a first region of substrate and a second region having an opposite conductivity type from said substrate using gates formed on gate oxide layers over portions of said first and second regions as masks, the improvement comprising: forming said gates of silicon doped aluminum on each of said gate oxide layers by a low temperature process; and forming said sources and drains by ion implantation and annealing impurities of the appropriate conductivity type into said first and second regions at a temperature of or below 500 degrees centigrade using its respective gate as an alignment mask.
Claim 10
Dependent Claim
65 words
The method according to claim 7 wherein said substrate is an N conductivity type and said second region is a P conductivity type region formed in said substrate; and including forming P type guard ring in said substrate at the surface interface of said substrate and said second region of a higher impurity concentration than said substrate before the formation of said gate oxide layers.
Claim 11
Dependent Claim
29 words
The method according to claim 7 wherein said gate is between one and three percent silicon and ninety-nine to ninety-seven percent aluminum formed by sputtering at a low temperature.
Claim 12
Dependent Claim
40 words
The method according to claim 7 including forming an insulative layer over said substrate regions, gates and gate oxide layers, forming contact apertures through said insulative layer to said sources and drains and forming aluminum interconnects through said contact apertures.
References Cited (Backward Citations)
US3567509A
Cited
US3660735A
Cited
US3673471A
Cited
US4151635A
Cited
US3886583A
Cited
US3849216A
Cited
US3859716A
Cited
US4033797A
Cited
US3871067A
Cited
US3983620A
Cited
JPS5281177A
Cited
US4135955A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-02-01 | 1985-08-03 | 1986-02-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-02-01 | 1989-08-03 | 1990-02-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-02-01 | 1993-08-03 | 1994-02-02 | $7700.00 | Window Closed / Lapsed |