US4214175A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High-performance address buffer for random-access memory
Assignee: National Semiconductor Corp
•
Filing: 1978-09-22
•
Granted: 1980-07-22
•
Expires: 1998-09-22
Abstract
Abstract A high-performance address buffer for use with a dynamic random-access memory is transistor-transistor logic-input compatible, utilizing a time constant on which activation of one output is dependent.
Inventors
- 👤 John Y. Chan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 18:51
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H03K3/356052; H03K3/35606; G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/408; G11C11/4082; H03K3/356026; H03K3/356086; H03K3/356095
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
149 words
A buffer circuit apparatus having a high-low state input and a pair of high-low state outputs, comprising: means for initially providing that both outputs are in their low states; means for sampling the input to determine the state of said input; first output determining means for providing that subsequent to said input being sampled as of one state, one of the outputs is driven to its high state after a substantially certain period of time subsequent to said sampling, with the other output remaining in its low state; and second output determining means for providing that subsequent to said input being sampled as of the other state, the other output is driving to its high state in a period of time less than said substantially certain period of time, with the one output being held in its low state upon the other output being driven to its high state.
Claim 2
Dependent Claim
149 words
A buffer circuit apparatus having a high-low state input and a pair of high-low state outputs, comprising: means for initially providing that both outputs are in their low states; means for sampling the input to determine the state of said input; first output determining means for providing that subsequent to said input being sampled as of one state, one of the outputs is driven to its high state after a substantially certain period of time subsequent to said sampling, with the other output remaining in its low state; and second output determining means for providing that subsequent to said input being sampled as of the other state, the other output is driving to its high state in a period of time less than said substantially certain period of time, with the one output being held in its low state upon the other output being driven to its high state.
Claim 3
Dependent Claim
116 words
The apparatus of claim 1 wherein the first and second output determining means comprise a first circuit portion operatively connected with a first transistor, and a second circuit portion operatively connected with a second transistor, and means for providing that, with said first transistor closed and said second transistor open, the second circuit portion is driven to a high state at a certain rate while the first circuit portion remains at a low state; and for providing that, with the first transistor open and the second transistor open, the first circuit portion is driven to a high state at a rate greater than the rate of the second circuit portion being driven to a high state.
Claim 4
Dependent Claim
28 words
The apparatus of claim 2, whereupon the first circuit portion being driven sufficiently high, the second transistor is closed, so that the second circuit portion is held low.
Claim 5
Dependent Claim
29 words
The apparatus of claim 3 and further comprising means for providing that the first circuit portions remains in its low state upon the second output reaching its high state.
Claim 6
Dependent Claim
29 words
The apparatus of claim 4 wherein the one state of the input is the high state thereof, while the other state of the input is the low state thereof.
References Cited (Backward Citations)
US3795898A
Cited
US3848237A
Cited
US3940747A
Cited
US3942160A
Cited
US4087704A
Cited
US3938109A
Cited
US4074148A
Cited
US4031415A
Cited
US4077031A
Cited
US4104733A
Cited
US4149099A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-07-22 | 1984-01-21 | 1984-07-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-07-22 | 1988-01-21 | 1988-07-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-07-22 | 1992-01-21 | 1992-07-22 | $7700.00 | Window Closed / Lapsed |