Patent US7394236B2 successfully refreshed from Google Patents.
US7394236B2
Active / In Force
US
⏱️ 0.1 years remaining
Digital double-loop output voltage regulation
Assignee: Pwer Bridge LLC
•
Filing: 2006-11-27
•
Granted: 2008-07-01
•
Expires: 2026-11-27
Abstract
Abstract A switched mode voltage regulator has a digital control system that includes dual digital control loops. The voltage regulator comprises at least one power switch adapted to convey power between respective input and output terminals of the voltage regulator and a digital controller adapted to control operation of the power switches responsive to an output of the voltage regulator. The digital controller further comprises dual digital control loops in which a first control loop provides high speed with lower regulation accuracy and a second control loop has high accuracy with lower speed. Thus, the digital control system provides the advantages of both high speed and high regulation accuracy.
Inventors
- 👤 Alain Chapuis
- 👤 Dennis R. Roark
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 23:57
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0706; G06F11/0736; H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/10; H02M3/145; H02M3/155; H02M3/156; H02M3/157; G06F8/00; G06F8/70; G06F8/71; H02M3/158; H02M3/1588; H02M1/00; H02M1/0003; H02M1/0012; Y; Y02; Y02B; Y02B70/00; Y02B70/10
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
189 words
A controller for use in a voltage regulator having at least one power switch adapted to convey power between respective input and output terminals, the controller comprising: a first digital control loop including a first analog-to-digital converter providing a first digital error signal representing a difference between a first output measurement of said voltage regulator and a reference value, a first digital filter providing a digital control output based on said first digital error signal, and a digital pulse width modulator providing a control signal to said at least one power switch, said control signal having a pulse width corresponding to said digital control output; and a second digital control loop including a second analog-to-digital converter providing a second output measurement of said voltage regulator, said second digital control loop providing a second digital error signal representing a difference between said second output measurement and said reference value, said second analog-to-digital converter having greater resolution than said first analog-to-digital converter, said second digital error signal being applied to said first digital control loop to improve accuracy of said first output measurement and thereby improve regulation of said voltage regulator.
Claim 2
Dependent Claim
189 words
A controller for use in a voltage regulator having at least one power switch adapted to convey power between respective input and output terminals, the controller comprising: a first digital control loop including a first analog-to-digital converter providing a first digital error signal representing a difference between a first output measurement of said voltage regulator and a reference value, a first digital filter providing a digital control output based on said first digital error signal, and a digital pulse width modulator providing a control signal to said at least one power switch, said control signal having a pulse width corresponding to said digital control output; and a second digital control loop including a second analog-to-digital converter providing a second output measurement of said voltage regulator, said second digital control loop providing a second digital error signal representing a difference between said second output measurement and said reference value, said second analog-to-digital converter having greater resolution than said first analog-to-digital converter, said second digital error signal being applied to said first digital control loop to improve accuracy of said first output measurement and thereby improve regulation of said voltage regulator.
Claim 3
Dependent Claim
31 words
The controller of claim 1 , further comprising a serial interface operatively coupled to said first and second digital control loops and adapted to receive reference data defining said reference value.
Claim 4
Dependent Claim
23 words
The controller of claim 2 , wherein said serial interface is further adapted to send monitor data corresponding to said second output measurement.
Claim 5
Dependent Claim
38 words
The controller of claim 2 , wherein said serial interface is further adapted to receive coefficient data and provide said coefficient data to said first digital filter, said coefficient data defining filter characteristics of said first digital filter.
Claim 6
Dependent Claim
28 words
The controller of claim 2 , further comprising a digital-to-analog converter operatively coupled to said serial interface, said digital-to-analog converter converting said reference data to said reference value.
Claim 7
Dependent Claim
44 words
The controller of claim 1 , wherein said first digital control loop further comprises a subtractor providing an analog error signal representing said difference between said first output measurement and said reference value, said analog error signal being provided to said first analog-to-digital converter.
Claim 8
Dependent Claim
33 words
The controller of claim 1 , wherein said second digital control loop further comprises a digital comparator receiving said second output measurement and said reference value and providing said second digital error signal.
Claim 9
Dependent Claim
57 words
The controller of claim 7 , wherein said second digital control loop further comprises a counter operatively coupled to said digital comparator, said counter counting in a first direction if said second output measurement is less than said reference value and counting in an opposite direction if said second output measurement is more than said reference value.
Claim 10
Dependent Claim
34 words
The controller of claim 8 , wherein said second digital control loop further comprises a variable resistor operatively coupled to said output terminals and responsive to said counter to adjust said first output measurement.
Claim 11
Dependent Claim
37 words
The controller of claim 1 , wherein said second digital control loop further comprises a variable resistor operatively coupled to said output terminals and responsive to said second digital error signal to adjust said first output measurement.
Claim 12
Dependent Claim
22 words
The controller of claim 1 , wherein said second digital control loop adjusts said reference value using said second digital error signal.
Claim 13
Dependent Claim
24 words
The controller of claim 11 , wherein said second digital control loop further comprises a phase accumulator that provides dithering of said reference value.
Claim 14
Dependent Claim
23 words
The controller of claim 1 , wherein said first analog-to-digital converter is clocked at a substantially higher rate than said second analog-to-digital converter.
References Cited (Backward Citations)
US429581A
Cited
US3660672A
Cited
US4204249A
Cited
US4194147A
Cited
US4328429A
Cited
US4335445A
Cited
US4451773A
Cited
US4538101A
Cited
US4538073A
Cited
US4622627A
Cited
US4677566A
Cited
US4654769A
Cited
US4616142A
Cited
US4630187A
Cited
SU1359874A1
Cited
US4761725A
Cited
EP0255258A2
Cited
EP0315366B1
Cited
US5168208A
Cited
US4988942A
Cited
US5053920A
Cited
US4940930A
Cited
US5004972A
Cited
US5287055A
Cited
US5270904A
Cited
RU1814177C
Cited
US5073848A
Cited
US5117430A
Cited
US5079498A
Cited
US6115441A
Cited
US5272614A
Cited
US5229699A
Cited
US5481140A
Cited
WO1993019415A1
Cited
US5426425A
Cited
US5377090A
Cited
US5349523A
Cited
US6304066B1
Cited
US5994885A
Cited
US5489904A
Cited
EP0660487B1
Cited
US6121760A
Cited
US5532577A
Cited
US5627460A
Cited
US6157182A
Cited
US5727208A
Cited
US5752047A
Cited
US5646509A
Cited
US5631550A
Cited
US5675480A
Cited
US5943227A
Cited
US5815018A
Cited
US5874912A
Cited
US5929620A
Cited
US5847950A
Cited
US5889392A
Cited
US5892933A
Cited
US5872984A
Cited
US5946495A
Cited
EP0875994B1
Cited
US5905370A
Cited
US5883797A
Cited
US5917719A
Cited
US5935252A
Cited
US6170062B1
Cited
US5870296A
Cited
US6079026A
Cited
US5990669A
Cited
US6194883B1
Cited
US6911808B1
Cited
US6163143A
Cited
US6262900B1
Cited
US5929618A
Cited
US6199130B1
Cited
US6055163A
Cited
US6177787B1
Cited
US6304823B1
Cited
US6590369B2
Cited
EP0997825A3
Cited
US6198261B1
Cited
US6100676A
Cited
US6351108B1
Cited
US6853169B2
Cited
US6181029B1
Cited
US6163178A
Cited
US6021059A
Cited
US6556158B2
Cited
US6137280A
Cited
US6456044B1
Cited
US6355990B1
Cited
US6111396A
Cited
US6288595B1
Cited
US6057607A
Cited
US6191566B1
Cited
WO2001022585A1
Cited
US6157093A
Cited
US6211579B1
Cited
US6392577B1
Cited
US6465993B1
Cited
US6208127B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2011-07-01 | 2011-12-31 | 2012-07-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2015-07-01 | 2015-12-31 | 2016-07-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2019-07-01 | 2019-12-31 | 2020-07-01 | $7700.00 | Window Closed / Lapsed |