US7304516B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for digital phase generation for high frequency clock applications
Assignee: Micron Technology Inc
•
Filing: 2005-09-01
•
Granted: 2007-12-04
•
Expires: 2025-09-01
Abstract
Abstract An apparatus and method for generating phase-related clocks are disclosed. A clock input is delayed by an alignment magnitude to generate a first phase signal. The first phase signal is delayed by the phase alignment magnitude to generate a first phase delay signal. The clock input is delayed by a phase delay magnitude to generate a second phase signal and the second phase signal is delayed by about the phase delay magnitude to generate a last phase delay signal. A phase difference is detected between the first phase delay signal and the last phase delay signal and adjustments are made to at least one of the phase delay magnitude and the alignment magnitude.
Inventors
- 👤 Gary M. Johnson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 08:29
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814; H03L7/0818
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
100 words
A method of generating multi-phase clocks, comprising: delaying a clock input by an alignment magnitude to generate a first phase signal; delaying the first phase signal by the alignment magnitude to generate a first phase delay signal; delaying the clock input by a phase delay magnitude to generate a second phase signal; delaying the second phase signal by substantially the phase delay magnitude to generate a last phase delay signal; detecting a phase difference between the first phase delay signal and the last phase delay signal; and adjusting at least one of the phase delay magnitude and the alignment magnitude.
Claim 2
Independent Claim
100 words
A method of generating multi-phase clocks, comprising: delaying a clock input by an alignment magnitude to generate a first phase signal; delaying the first phase signal by the alignment magnitude to generate a first phase delay signal; delaying the clock input by a phase delay magnitude to generate a second phase signal; delaying the second phase signal by substantially the phase delay magnitude to generate a last phase delay signal; detecting a phase difference between the first phase delay signal and the last phase delay signal; and adjusting at least one of the phase delay magnitude and the alignment magnitude.
Claim 3
Dependent Claim
39 words
The method of generating multi-phase clocks of claim 1 , further comprising adjusting the alignment magnitude to a predetermined amount and adjusting the phase delay magnitude proportional to the phase difference until the phase difference is substantially near zero.
Claim 4
Dependent Claim
18 words
The method of generating multi-phase clocks of claim 2 , wherein the predetermined amount is substantially near zero.
Claim 5
Dependent Claim
39 words
The method of generating multi-phase clocks of claim 1 , further comprising adjusting the phase delay magnitude to a predetermined amount and adjusting the alignment magnitude proportional to the phase difference until the phase difference is substantially near zero.
Claim 6
Dependent Claim
20 words
The method of generating multi-phase clocks of claim 4 , wherein the predetermined amount is substantially near a minimum delay.
Claim 7
Dependent Claim
134 words
A phase generator, comprising: a first phase aligner configured to generate a first phase signal with an alignment magnitude relative to a clock input; a second phase aligner configured to generate a first phase delay signal with substantially the alignment magnitude relative to the first phase signal; a first delay line configured to generate a second phase signal with a phase delay magnitude relative to the clock input; a second delay line configured to generate a last phase delay signal with the phase delay magnitude relative to the second phase signal; and a phase detector configured to compare the first phase delay signal and the last phase delay signal, generate at least one of a phase adjustment signal for modifying the phase delay magnitude and an alignment adjustment signal for modifying the alignment magnitude.
Claim 8
Dependent Claim
134 words
A phase generator, comprising: a first phase aligner configured to generate a first phase signal with an alignment magnitude relative to a clock input; a second phase aligner configured to generate a first phase delay signal with substantially the alignment magnitude relative to the first phase signal; a first delay line configured to generate a second phase signal with a phase delay magnitude relative to the clock input; a second delay line configured to generate a last phase delay signal with the phase delay magnitude relative to the second phase signal; and a phase detector configured to compare the first phase delay signal and the last phase delay signal, generate at least one of a phase adjustment signal for modifying the phase delay magnitude and an alignment adjustment signal for modifying the alignment magnitude.
Claim 9
Dependent Claim
44 words
The phase generator of claim 6 , wherein the phase detector is configured to adjust the alignment magnitude to a predetermined amount and adjust the phase delay magnitude so the first phase delay signal and the last phase delay signal are substantially in phase.
Claim 10
Dependent Claim
15 words
The phase generator of claim 7 , wherein the predetermined amount is substantially near zero.
Claim 11
Dependent Claim
44 words
The phase generator of claim 6 , wherein the phase detector is configured to adjust the phase delay magnitude to a predetermined amount and adjust the alignment magnitude so the first phase delay signal and the last phase delay signal are substantially in phase.
Claim 12
Dependent Claim
17 words
The phase generator of claim 9 , wherein the predetermined amount is substantially near a minimum delay.
Claim 13
Dependent Claim
57 words
The phase generator of claim 6 , wherein the first delay line and the second delay line each comprise a coarse delay line with a coarse delay magnitude and a fine delay line with a fine delay magnitude, wherein the sum of the coarse delay magnitude and the fine delay magnitude substantially equals the phase delay magnitude.
Claim 14
Dependent Claim
152 words
A semiconductor wafer, comprising: at least one semiconductor device including at least one phase generator, the at least one phase generator comprising: a first phase aligner configured to generate a first phase signal with an alignment magnitude relative to a clock input; a second phase aligner configured to generate a first phase delay signal with substantially the alignment magnitude relative to the first phase signal; a first delay line configured to generate a second phase signal with a phase delay magnitude relative to the clock input; a second delay line configured to generate a last phase delay signal with the phase delay magnitude relative to the second phase signal; and a phase detector configured to compare the first phase delay signal and the last phase delay signal, generate at least one of a phase adjustment signal for modifying the phase delay magnitude and an alignment adjustment signal for modifying the alignment magnitude.
Claim 15
Dependent Claim
152 words
A semiconductor wafer, comprising: at least one semiconductor device including at least one phase generator, the at least one phase generator comprising: a first phase aligner configured to generate a first phase signal with an alignment magnitude relative to a clock input; a second phase aligner configured to generate a first phase delay signal with substantially the alignment magnitude relative to the first phase signal; a first delay line configured to generate a second phase signal with a phase delay magnitude relative to the clock input; a second delay line configured to generate a last phase delay signal with the phase delay magnitude relative to the second phase signal; and a phase detector configured to compare the first phase delay signal and the last phase delay signal, generate at least one of a phase adjustment signal for modifying the phase delay magnitude and an alignment adjustment signal for modifying the alignment magnitude.
Claim 16
Dependent Claim
44 words
The phase generator of claim 12 , wherein the phase detector is configured to adjust the alignment magnitude to a predetermined amount and adjust the phase delay magnitude so the first phase delay signal and the last phase delay signal are substantially in phase.
Claim 17
Dependent Claim
15 words
The phase generator of claim 13 , wherein the predetermined amount is substantially near zero.
Claim 18
Dependent Claim
44 words
The phase generator of claim 13 , wherein the phase detector is configured to adjust the phase delay magnitude to a predetermined amount and adjust the alignment magnitude so the first phase delay signal and the last phase delay signal are substantially in phase.
Claim 19
Dependent Claim
17 words
The phase generator of claim 15 , wherein the predetermined amount is substantially near a minimum delay.
Claim 20
Dependent Claim
192 words
An electronic system, comprising: at least one input device; at least one output device; at least one processor operably coupled to the at least one input and output devices; and at least one memory device operably coupled to the at least one processor comprising, at least one semiconductor memory including at least one phase generator, the at least one phase generator, comprising: a first phase aligner configured to generate a first phase signal with an alignment magnitude relative to a clock input; a second phase aligner configured to generate a first phase delay signal with substantially the alignment magnitude relative to the first phase signal; a first delay line configured to generate a second phase signal with a phase delay magnitude relative to the clock input; a second delay line configured to generate a last phase delay signal with the phase delay magnitude relative to the second phase signal; and a phase detector configured to compare the first phase delay signal and the last phase delay signal, generate at least one of a phase adjustment signal for modifying the phase delay magnitude and an alignment adjustment signal for modifying the alignment magnitude.
Claim 21
Dependent Claim
192 words
An electronic system, comprising: at least one input device; at least one output device; at least one processor operably coupled to the at least one input and output devices; and at least one memory device operably coupled to the at least one processor comprising, at least one semiconductor memory including at least one phase generator, the at least one phase generator, comprising: a first phase aligner configured to generate a first phase signal with an alignment magnitude relative to a clock input; a second phase aligner configured to generate a first phase delay signal with substantially the alignment magnitude relative to the first phase signal; a first delay line configured to generate a second phase signal with a phase delay magnitude relative to the clock input; a second delay line configured to generate a last phase delay signal with the phase delay magnitude relative to the second phase signal; and a phase detector configured to compare the first phase delay signal and the last phase delay signal, generate at least one of a phase adjustment signal for modifying the phase delay magnitude and an alignment adjustment signal for modifying the alignment magnitude.
Claim 22
Dependent Claim
44 words
The phase generator of claim 17 , wherein the phase detector is configured to adjust the alignment magnitude to a predetermined amount and adjust the phase delay magnitude so the first phase delay signal and the last phase delay signal are substantially in phase.
Claim 23
Dependent Claim
15 words
The phase generator of claim 18 , wherein the predetermined amount is substantially near zero.
Claim 24
Dependent Claim
44 words
The phase generator of claim 17 , wherein the phase detector is configured to adjust the phase delay magnitude to a predetermined amount and adjust the alignment magnitude so the first phase delay signal and the last phase delay signal are substantially in phase.
Claim 25
Dependent Claim
17 words
The phase generator of claim 20 , wherein the predetermined amount is substantially near a minimum delay.
References Cited (Backward Citations)
US5537068A
Cited
US5828250A
Cited
US6069507A
Cited
US6137325A
Cited
US6100735A
Cited
US6297680B1
Cited
US6323705B1
Cited
US6535043B2
Cited
US20020180501A1
Cited
US6445231B1
Cited
US6636093B1
Cited
US6727739B2
Cited
US6650160B2
Cited
US6920552B2
Cited
US20020172314A1
Cited
US6950487B2
Cited
US6628154B2
Cited
US20030117194A1
Cited
US6677792B2
Cited
US7142026B2
Cited
US7057429B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2010-12-03 | 2011-06-04 | 2011-12-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2014-12-03 | 2015-06-04 | 2015-12-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2018-12-03 | 2019-06-04 | 2019-12-04 | $7700.00 | Window Closed / Lapsed |