Patent US6956418B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6956418B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Delay locked loop device

Assignee: SK Hynix Inc
•
Filing: 2003-12-31
•
Granted: 2005-10-18
•
Expires: 2023-12-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A delay locked loop device includes a first delay line for receiving an external clock signal and a first delay control signal to generate a first internal clock signal; a second delay line for receiving the external clock signal and a second delay control signal or the first delay control signal to generate a second internal clock signal; a first delay control block for receiving the external clock signal to generate the first delay control signal; a second delay control block for receiving the external clock signal to generate the second delay control signal; and a phase detecting block for receiving the first internal clock signal and the second internal clock signal to generate the on-off signal by comparing a phase of the first internal clock signal with a phase of the second internal clock signal.

Inventors

  • 👤 Jong-Tae Kwak
  • 👤 Seong-Hoon Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 18:12
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/07; H03L7/0802; H03L7/081; H03L7/0812; H03L7/0814; H03L7/0816; H03L7/0818; H03L7/085; H03L7/087

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 138 words
A delay locked loop device comprising: a first delay line for receiving an external clock signal and a first comparative signal to generate a first internal clock signal; a second delay line for receiving the external clock signal and a second comparative signal or a first delay control signal to generate a second internal clock signal; a first delay control block for receiving the external clock signal to generate a first duty controlled internal clock signal; a second delay control block for receiving the external clock signal to generate a second duty controlled internal clock signal; and a phase detecting block for receiving the first internal clock signal and the second internal clock signal to generate the on-off signal by comparing a phase of the first internal clock signal with a phase of the second internal clock signal.
Claim 2
Dependent Claim 138 words
A delay locked loop device comprising: a first delay line for receiving an external clock signal and a first comparative signal to generate a first internal clock signal; a second delay line for receiving the external clock signal and a second comparative signal or a first delay control signal to generate a second internal clock signal; a first delay control block for receiving the external clock signal to generate a first duty controlled internal clock signal; a second delay control block for receiving the external clock signal to generate a second duty controlled internal clock signal; and a phase detecting block for receiving the first internal clock signal and the second internal clock signal to generate the on-off signal by comparing a phase of the first internal clock signal with a phase of the second internal clock signal.
Claim 3
Dependent Claim 33 words
The delay locked loop device as recited in claim 1 , wherein the second delay control block is disabled in response to the on-off signal when the delay locked loop device is locked.
Claim 4
Dependent Claim 34 words
The delay locked loop device as recited in claim 1 , wherein the phase detecting block generates a weight signal in response to the first internal clock signal and the second internal clock signal.
Claim 5
Dependent Claim 42 words
The delay locked loop device as recited in claim 3 , wherein the first delay control block generates the first duty controlled internal clock signal in response to the first internal clock signal, the second internal clock signal and the weight signal.
Claim 6
Dependent Claim 42 words
The delay locked loop device as recited in claim 4 , wherein the second delay control block generates the second duty controlled internal clock signal in response to the first internal clock signal, the second internal clock signal and the weight signal.
Claim 7
Dependent Claim 48 words
The delay locked loop device as recited in claim 1 , wherein the second delay line includes a second delay line control unit for receiving the first delay control signal or the second comparative signal to generate a second delay control signal and a second delay enable signal.
Claim 8
Dependent Claim 78 words
The delay locked loop device as recited in claim 6 , wherein the second delay line further includes: a coarse delay line for coarsely delaying the external clock signal in response to the second delay control signal and the second delay enable signal; and a fine delay line for finely delaying the coarsely delayed external clock signal in response to the second delay control signal and the second delay enable signal to generate the second internal clock signal.
Claim 9
Dependent Claim 64 words
The delay locked loop device as recited in claim 1 , wherein the first delay line includes a first delay line control unit for receiving the first comparative signal to generate a first delay enable signal and a first delay delay control signal and to provide the first delay control signal to the second delay line when the delay locked loop device is locked.
Claim 10
Dependent Claim 78 words
The delay locked loop device as recited in claim 8 , wherein the first delay line further includes: a coarse delay line for coarsely delaying the external clock signal in response to the first delay enable signal and a first delay control signal; and a fine delay line for finely delaying the coarsely delayed external clock signal in response to the first delay enable signal and a first delay control signal to generate the first internal clock signal.
Claim 11
Dependent Claim 106 words
The delay locked loop device as recited in claim 5 , wherein the second delay control block includes: a direct phase detector for receiving the external clock signal and a delay modeled internal signal to generate the second comparative signal; a delay model for receiving the second duty controlled internal clock signal to generate the delay modeled internal signal by delaying the second duty controlled internal clock signal during a predetermined modeled delay time; and a phase mixer for receiving the first internal clock signal, the second internal clock signal, the on-off signal and the weight signal to generate the second duty controlled internal clock signal.
Claim 12
Dependent Claim 103 words
The delay locked loop device as recited in claim 5 , wherein the first delay control block includes: a direct phase detector for receiving the external clock signal and a delay modeled internal signal to generate the first comparative signal; a delay model for receiving the first duty controlled internal clock signal to generate the delay modeled internal signal by delaying the first duty controlled internal clock signal during a predetermined modeled delay time; and a phase mixer for receiving the first internal clock signal, the second internal clock signal and the weight signal to generate the first duty controlled internal clock signal.
Claim 13
Dependent Claim 79 words
The delay locked loop device as recited in claim 3 , wherein the phase detecting block includes: a mixer controller for generating the on-off signal and the weight signal in response to a phase detecting signal; and a phase detector for generating the phase detecting signal in response to the first internal clock signal and the second internal clock signal by comparing the phase of the first internal clock signal with the phase of the second internal clock signal.

References Cited (Backward Citations)

US6148038A Cited
US6483871B1 Cited
US6388485B2 Cited
US6445231B1 Cited
US6748549B1 Cited
US6373301B1 Cited
US6680635B2 Cited
US6642760B1 Cited
US6677792B2 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2008-10-17 2009-04-18 2009-10-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2012-10-17 2013-04-18 2013-10-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2016-10-17 2017-04-18 2017-10-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag